# GPU Assignment: Image processing

### Stefano Sandonà

Vrije Universiteit Amsterdam, Holland

### 1 GPUs: NVIDIA GTX480

The aim of this assignment was to learn how to use many-core accelerators, GPUs in this particular case, to parallelize data-intensive code. All the implementations were written for the **NVIDIA GTX480**, using CUDA, a parallel computing platform and programming model invented by NVIDIA. Programming with CUDA, there is a straightforward mapping onto hardware, for this reason it is necessary to study the available HW before start developing an application. The architecture of the given accelerator is is shown in Figure 1, its main characteristics and limits are shown in Table 1.



Figure 1: NVIDIA GTX480 Architecture

## 2 CImg

The image processing library used in this project was CImg, a small, modern and open-source toolkit developed for C++. CImg implements the RGB color model, an additive color model in which red, green, and blue light are added together in various ways to reproduce a broad array of colors. Each colored image of size  $N^*M$  is composed by three parts (R,G,B) of the same size, so that  $N^*M^*3$  values are necessary to define an image. The Figure 2 shows an example of image composition.

Microarchitecture	Fermi
Compute capability (version)	2.0
Maximum dimensionality of grid of thread blocks	3
Maximum x-dimension of a grid of thread blocks	65535
Maximum y-, or z-dimension of a grid of thread blocks	65535
Maximum dimensionality of thread block	3
Maximum x- or y-dimension of a block	1024
Maximum number of threads per block	1024
Cores per SM (warp size)	32
SM	15
Cores	480 (32 * 15)
Maximum number of resident blocks per multiprocessor	8
Maximum number of resident warps per multiprocessor	48
Maximum number of resident threads per multiprocessor	1536 (48 * 32)
Number of 32-bit registers per multiprocessor	32K
Maximum amount of shared memory per multiprocessor	48K

Table 1: NVIDIA GTX480 Specifications




Figure 2: RGB model

### 3 The processing flow

Using CUDA there are two parts of the code: the device code, or GPU code, or the Kernel, that is a sequential program, write for one thread and execute for all and the HOST code, or CPU code, that is used to instantiate the grid, run the kernel, manage the memory. Figure 3 shows the processing flow of a CUDA application. In the particular case of image processig, everything starts from the CPU, that store the image from a file into a local buffer, allocates IN and OUT buffers on the GPU (cudaMalloc) and copy the image into the GPU's IN buffer (cudaMemCpy). After that, the CPU launches the GPU kernel with a defined grid configuration (kernel\_function «gridDim, blockDim»(params)), that is executed by the GPU following the SIMT (Single Instruction, Multiple Threads) NVIDIA model. The threads are executed in parallel in each core, and they read the assigned part of IN data and generates the assigned part of OUT data. At the end, the results are copied out back to the CPU (cudaMemCpy) and the image is written to a file by the CPU.




Figure 3: CUDA processing flow

### 4 CUDA grid configuration

In CUDA, as mentioned before, there is a strinct mapping with the hardware, so that an hardware virtualization model is fixed with the concepts of thread, block and grid. Each thread executes the kernel code, running on one CUDA core. The threads are logically grouped into thread blocks, so that the threads of the same block will run on the same multiprocessor. The thread blocks are logically organized in a Grid, that represent the entire dataset. The blocks and the grid can be of 1D, 2D or 3D. The most important thing programming with GPUs, to make use of all their power, is to make them as busy as possible. Switching between concurrent warps has no overhead because registers and share memory are partitioned and not stored/restored, so that if one warp has to wait for example for a memory access and another warp is ready, there is a switch to hide the latency. The thread scheduling is really quick, and this allow the blocks to be swapped in and out really quickly. For this reason an high number of warps is needed and instantiating a grid, is good to have a number of blocks much bigger than the number of available multiprocessor and a block size that can be higher than the amount of cuda cores available per SM. Another interesting aspect to take into consideration, is the block size. The block is divided into warps, so that Threads 0..31 are part of Warp 0, Threads 32...63 are part of warp 1 and so on. Considering this, it is good to have blocks with a size multiple of 32, so that no useless threads are launched. After certain tests, a block of size 256 revealed to be optimal. For what concerning the grid configuration, an image is a 2D structure and for this reason it is intuitive to set up also a 2D grid. By the way, setting up a 2D grid, there is not only one way to follow. For this particular project two possible block configurations were considered, 1D (1x256) and 2D (16x16) and two possible grid configurations: square and non square. In the rest part of this document, M1 indicates a non square grid of 1D blocks (Figure 4a), in which the grid has a height of image height and a width of (ceil(image width / 256)); M2 indicates a square grid of 1D blocks (Figure 4b), in which the size of the grid is ceil/sqrt((image width \* image height)/256)); M3 indicates a non square grid of 2D blocks (Figure 4c), in which the grid has a width of ceil(image width / 16) and a height of ceil(image height / 16); M4 indicates a square grid of 2D blocks (Figure 4d), in which the size of the grid is the same as M2.




Figure 4: Possible kernel configurations

## 5 Coalesced memory access

One of the main bottlenecks with the GPUs are the global memory accesses that are expensive, for this reason it is better to maximize the use of bytes that travel from the DRAM to the Streaming Multiprocessor. CUDA uses a SIMT approach, in which all threads of a warp execute the same instruction, so that global memory accesses are effectuated "per warp". The threads in a warp (32) provide 32 addresses and the hardware converts these addresses into memory transactions. The memory is divided into regions of 128 bytes, so that bytes 0...127 are part of Region 0, bytes 128...255 are part of Region 1 and so on. The memory is accessed per region, that means if one thread wants the byte 0, the entire Region 0 is loaded. A kernel is correctly designed, if consecutive threads access consecutive memory addresses, so that all the requeted addresses fall on the same region and only one transaction is performed. Behaving in this "coalesced way" instead of having one access per thread, these accesses are grouped and the total memory overhead is reduced. Developing all the three algorithms this aspect was taken into consideration.

### 6 More work per thread

The standard (and easyest) way to proceed on image computing is to use a grid large enough to cover all the image and than compute one thread per pixel. An aspect that is useful to consider establishing the amount of work per thread is the Arithmetic Intensity (AI) of the board. In fact, if we choose a number of operations per thread that allows to have a decent AI, that is, an AI that matches the one of the card, an increase of the performance can be obtained. Rea

Check if darker uni is memory bound # FLOP / byte -> arithmetic intensity (memory or compute bound)

### 7 Algorithm 1: Grayscale Conversion and Darkening

From an RGB image, the output of this algorithm is a darker grayscale image. The gray value of a pixel is generated by weighting the three values (0.3\*R, 0.59\*G, 0.11\*B) and then summing them together. To darken the obtained grayscale image, the final pixel value is multiplied by a constant (0.6). The Figure 5 shows an example of the result. The sequential algorithm, simply go through the entire image and computes for each pixel the corresponding value (Listing 1).




Figure 5: Grayscale Conversion and Darkening

```
//H=image_height, W=image_width
for ( int y = 0; y < H; y++ ) {
  for ( int x = 0; x < W; x++ ) {
    float grayPix = 0.0 f;
    float r = static_cast < float > (inputImage[(y * W) + x]);
    float g = static_cast < float > (inputImage[(W * H) + (y * W) + x]);
    float b = static_cast < float > (inputImage[(2 * W * H) + (y * W) + x]);
    grayPix = ((0.3 f * r) + (0.59 f * g) + (0.11 f * b));
    grayPix = (grayPix * 0.6 f) + 0.5 f;
    darkGrayImage[(y * W) + x] = static_cast < unsigned char > (grayPix);
}
```

Listing 1: Darker Sequential code

#### 7.1 Parallelization

#### 7.2 First method

After allocating into the GPU global memory some memory to contain the input image (3 \* image\_width \* image\_height \* sizeof(unsigned char)), copying the input image there and allocating some memory to content the output image (image\_width \* image\_height \* sizeof(unsigned char)), the kernel is ready to be launched. The GPU code is the same as the code content inside the loop of the sequential version (Listing

1), but instead of using the indexes of the loop to access the image pixels, it uses the index associated to the thread. To exploit the coalesced memory access, two consecutive threads computes/accesses the values of two consecutive pixels. The 4 different grid configurations (explained in Section 4) were tested for this program, in order to establish the best. In Figure 6 are reported the obtained results. As shown methods M1 and M2 obtained the best results.




Figure 6: Speedups Comparison

Uni blocks, overflow (more) - M1 more




Figure 7: Normalized Speedup

## 7.3 Optimization - More pixels per thread

Uni blocks, square grid (more) - M2 more




Figure 8: Normalized Speedup




Figure 9: Normalized Speedup

```
for(i = ((blockIdx.y * gridDim.x + blockIdx.x) * blockDim.x) + threadIdx.x;
    i < width * height;
    i += (gridDim.x * blockDim.x) * (gridDim.y * blockDim.y)) {
    float grayPix = 0.0 f;
    float r = static_cast < float > (inputImage[i]);
    float g = static_cast < float > (inputImage[(width * height) + i]);
    float b = static_cast < float > (inputImage[(2 * width * height) + i]);
    grayPix = ((0.3 f * r) + (0.59 f * g) + (0.11 f * b));
    grayPix = (grayPix * 0.6 f) + 0.5 f;
    outputDarkGrayImage[i] = static_cast < unsigned char > (grayPix);
}
```

Listing 2: Darker Parallel Code

Theoretical Throughput = 1345 Theoretical Bandwidth = 177.4

### 8 Algorithm 2: Histogram Computation

From an RGB image, the output of this algorithm is a grayscale image with the relative histogram of 256 possible values of gray. The histogram measures how often a value of gray is used in an image. The sequential algorithm, simply go through the entire image, computing for each pixel the corresponding gray value and incrementing the corresponding counter. The Figure 18 shows an example of the result.

Listing 3: Sequential code

DD 11	_	3.6	
Table	2:	Mv	caption

	Achieved Throughput	Achieved Bandwidth	Compute utilization	Bandwidth utilization
	$(\mathrm{GFLOPS/s})$	$(\mathrm{GB/s})$	(%)	(%)
Img00	24,14	13,80	1,80	7,78
Img01	95,08	54,33	7,07	30,63
Img02	101,20	57,83	7,52	32,60
Img03	136,02	77,72	10,11	43,81
Img04	129,48	73,99	9,63	41,71
Img05	137,11	78,35	10,19	44,16
Img06	141,63	80,93	10,53	45,62



Figure 10: Histogram Computation

#### 8.1 Parallelization

#### 8.2 First method

After copying the input image and the initial empty histogram into the GPU global memory and allocating some memory to content the output image, the kernel is ready to be launched. As for the previous algorithm, the GPU code is the same as the code content inside the loop of the sequential version (Figure 3), but instead of using the indexes of the loop to access the image pixels, it uses the index associated to the thread. Also in this case, to exploit the coalesced memory access, two consecutive threads computes/accesses the values of two consecutive pixels. The interesting aspect of the histograms, is that it is possible that two threads read at the same time read the same value of gray for a pixel, so that at the same time they try to increment the same corresponding histogram bin. For a correct execution, to avoid wrong updates, the increment has to be an atomic operation, so that only one thread at the time will modify the bin value.

The logic behind an atomic operations is that each thread "locks" the variable, modify it, and "unlocks" it, so that the other threads that try to modify the same variable has to wait that this will be "unlocked". The worst case, in the histogram scenario, is a monocromo image, in which all the threads try to modify the same bin, which implies a long waiting queue of threads. Different grid configurations were tested launching this program.

What you have shown in your question is only correct for certain block sizes. Your "coalesced" access: int i = blockIdx.x \* blockDim.x + threadIdx.x; float vx = in\_vector[i]; will result in coalesced access of in\_vector from global memory only when blockDim.x is greater than or equal to 32. Even in the coalesced case, each thread within a block which shares the same threadIdx.x value reads the same word from global memory, which seems to be counter-intuitive and wasteful.

Try histo with blocks 8x32

# 9 Algorithm 3: Smoothing

Smoothing is the process of removing noise from an image by the means of statistical analysis. To remove the noise, each point is replaced by a weighted average of its neighbours. In this way small-scale structures are removed from the image. In this case a two-dimensional 5-point triangular smooth filter was used. The Figure 11 shows an example of the result.




Figure 11: Smoothing

#### 9.1 Parallelization

This particular algorithm deals with square areas of the image (filter), so that using 2D blocks, the threads can efficiently share memory and prevent a lot of global memory accesses.




Figure 12: Possible kernel configurations

### 10 Algorithms analysis with the Visual Profiler

Instruction-level parallelism (ILP) is a measure of how many of the operations in a computer program can be performed simultaneously. The potential overlap among instructions is called instruction level parallelism.

#### 10.1 Application 1

After collecting the profile of the applications using **nvprof**, the output files were evaluated using the **Nvidia Visual Profiler**. The choosen configuration, uses unidimensional *Blocks* of 256 threads, 12 *Registers* and 0 *Shared Memory*. For all the images the profiler found no issues for *Divergent Execution* (threads that follow different if branches) and a *Warp Execution Efficiency* (ratio of the average active threads per warp to the maximum number of threads per warp supported on a multiprocessor) of 100%. This last value comes from the fact that is used a block of 256 threads, that is a multiple of 32 (warp size), so no useless threads are launched and from the fact that there is no thread divergent execution, so the threads within a warp can execute in a SIMD way, avoiding inactive threads within the warp. Examples of occupancy results are shown in Figure, all the the images, obtained an occupancy over 91% except the first that obtained 82.5%. This is probably correlated to its small size, but in any case the occupancy is not limiting the performance of the application. For all the images exept the 5th, the Profiler found no issues related to Global Memory Access Pattern. The 5th image, is the only one of the given set that has an amount of pixels that is not a multiple of 128, the memory in the device is allocated with a 128-byte line granularity, so probably, the addresses fall within 2 cache lines, so 2 transaction insteads of one and so a decrease of the memory bandwidth utilization (Figure)




Figure 13: Img00




Figure 14: Img05




Figure 15: Img00

Listing 4: Unaligned accesses

On image number 5 => no coalesced access for the 2 instructions.. because image pixels non a multiple of 128, so non aligned (threadID+pizelsOfImage) but not effect the computation, compiling with -Xptxas - dlcm=cg worst results, Changing the configuration (cudaDeviceSetCacheConfig(cudaFuncCachePreferL1);) 2)

#### i Kernel Performance Is Bound By Compute

For device "GeForce GTX 480" the kernel's memory utilization is significantly lower than its compute utilization. These utilization levels indicate that the performance of the kernel is most likely being limited by computation on the SMs.




Figure 16: Img05




Figure 17: Img05




Figure 18: Img05