

Verification Continuum™

**VC Verification IP**

**AMBA AHB**

**UVM User Guide**

---

Version S-2021.06, June 2021



# Copyright Notice and Proprietary Information

© 2021 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

## Destination Control Statement

All technical data contained in this publication is subject to the export control laws of the United States of America. Disclosure to nationals of other countries contrary to United States law is prohibited. It is the reader's responsibility to determine the applicable regulations and to comply with them.

## Disclaimer

SYNOPSYS, INC., AND ITS LICENSORS MAKE NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE.

## Trademarks

Synopsys and certain Synopsys product names are trademarks of Synopsys, as set forth at <http://www.synopsys.com/company/legal/trademarks-brands.html>. All other product or company names may be trademarks of their respective owners.

## Free and Open-Source Software Licensing Notices

If applicable, Free and Open-Source Software (FOSS) licensing notices are available in the product installation.

## Third-Party Links

Any links to third-party websites included in this document are for your convenience only. Synopsys does not endorse and is not responsible for such websites and their practices, including privacy practices, availability, and content.

# Contents

Preface .....	7
About This Guide .....	7
Guide Organization .....	7
Web Resources .....	7
Customer Support .....	7
Synopsys Statement on Inclusivity and Diversity .....	8
Chapter 1 .....	9
Introduction .....	9
1.1 Introduction .....	9
1.2 Prerequisites .....	9
1.3 References .....	10
1.4 Product Overview .....	10
1.5 Language and Methodology Support .....	10
1.6 Feature Support .....	10
1.6.1 Protocol Features .....	10
1.6.2 Verification Features .....	11
1.6.3 Methodology Features .....	11
1.7 Features Not Supported .....	11
Chapter 2 .....	13
Installation and Setup .....	13
2.1 Verifying the Hardware Requirements .....	13
2.2 Verifying the Software Requirements .....	13
2.2.1 Platform/OS and Simulator Software .....	13
2.2.2 Synopsys Common Licensing (SCL) Software .....	14
2.2.3 Other Third Party Software .....	14
2.3 Preparing for Installation .....	14
2.4 Downloading and Installing .....	14
2.4.1 Downloading From the Electronic Software Transfer (EST) System (Download Center) ....	15
2.4.2 Downloading Using FTP with a Web Browser .....	16
2.5 What's Next? .....	16
2.5.1 Licensing Information .....	16
2.5.2 Environment Variable and Path Settings .....	17
2.5.3 Determining Your Model Version .....	17
2.5.4 Integrating a VIP into Your Testbench .....	18
2.5.5 Include and Import Model Files into Your Testbench .....	27
2.5.6 Compile and Run Time Options .....	28
Chapter 3 .....	

General Concepts	31
3.1 Introduction to UVM	31
3.2 AHB VIP in an UVM Environment	31
3.2.1 Master Agent	31
3.2.2 Slave Agent	33
3.2.3 System Env	34
3.2.4 System Monitor	35
3.2.5 Bus Env	35
3.2.6 Using AHB VIP to Verify a Multilayer Interconnect Matrix	37
3.2.7 Active and Passive Mode	41
3.3 Reset Functionality	42
Chapter 4	
AHB VIP Programming Interface	43
4.1 Configuration Objects	43
4.2 Transaction Objects	44
4.2.1 Analysis Ports	45
4.3 Callbacks	46
4.3.1 Callbacks in the Master Agent	46
4.3.2 Callbacks in Slave Agent	46
4.4 Interfaces and Modports	47
4.4.1 Bind Interfaces	47
4.4.2 Parameterized Interfaces	47
4.5 Events	48
4.6 Overriding System Constants	48
4.7 Verification Features	49
4.7.1 Sequence Collection	49
4.7.2 Performance Analyzer	49
4.7.3 Metrics Description	50
4.7.4 Protocol Analyzer Support	51
4.7.5 Verification Planner	52
Chapter 5	
Using AHB Verification IP	53
5.1 SystemVerilog UVM Example Testbenches	53
5.2 Installing and Running the Examples	54
5.2.1 Defines for Increasing Number of Masters and Slaves	55
5.2.2 Support for UVM version 1.2	55
5.3 Common Clock Mode	56
5.4 Why the User Needs to Disable Auto Item Recording	57
5.5 Support for TLM Generic Payload	58
5.5.1 Generating TLM Generic Payload Stimulus	58
5.5.2 Mapping TLM Generic Payload to AHB Master Transactions	59
5.5.3 Connecting a TLM 2.0 Master	60
5.5.4 Connecting a TLM 2.0 Slave	61
5.6 VIP configuration while using bus VIP, multiple masters (VIPs, DUTs), multiple slaves (VIPs and DUTs)	61
5.6.1 Using AHB VIP in Lite Mode	62
5.6.2 Verifying AHB Lite Master DUT using Slave VIP	63
5.7 Support for AHB5 Features	64



5.7.1 Multiple Slave Select Signal .....	64
5.7.2 Data Bus Endianness .....	67
5.7.3 Secure Transfer .....	68
5.7.4 Memory Type .....	69
5.8 Steps to Integrate the UVM_REG With AHB VIP .....	69
5.9 Wait State Mechanisms .....	70

## Chapter 6

Backward Compatibility .....	73
------------------------------	----

## Appendix A

Reporting Problems .....	77
A.1 Introduction .....	77
A.2 Debug Automation .....	77
A.3 Enabling and Specifying Debug Automation Features .....	77
A.4 Debug Automation Outputs .....	79
A.5 FSDB File Generation .....	80
A.5.1 VCS .....	80
A.5.2 Questa .....	80
A.5.3 Incisive .....	80
A.6 Initial Customer Information .....	80
A.7 Sending Debug Information to Synopsys .....	80
A.8 Limitations .....	81



# Preface

---

## About This Guide

This guide contains installation, setup, and usage material for SystemVerilog UVM users of the VC Verification IP for AMBA AHB, and is for design or verification engineers who want to verify AHB operation using an UVM testbench written in SystemVerilog. Readers are assumed to be familiar with AHB, Object Oriented Programming (OOP), SystemVerilog, and Universal Verification Methodology (UVM) techniques.

## Guide Organization

The chapters of this databook are organized as follows:

- ❖ Chapter 1, “[Introduction](#)”, introduces the Synopsys AHB VIP and its features.
- ❖ Chapter 2, “[Installation and Setup](#)”, describes system requirements and provides instructions on how to install, configure, and begin using the Synopsys AHB VIP.
- ❖ Chapter 3, “[General Concepts](#)”, introduces the AHB VIP within a UVM environment and describes the data objects and components that comprise the VIP.
- ❖ Chapter 4, “[AHB VIP Programming Interface](#)”, presents the programming or user interface into the functionality of the AHB Verification IP.
- ❖ Chapter 5, “[Using AHB Verification IP](#)”, shows how to install and run a getting started example.
- ❖ Chapter 6, “[Backward Compatibility](#)”, provides the details of backward compatibility of the VIP with respect to previous releases.
- ❖ Appendix A, “[Reporting Problems](#)”, outlines the process for working through and reporting Synopsys AHB VIP issues.

## Web Resources

- ❖ Documentation through SolvNet: <https://solvnetplus.synopsys.com> (Synopsys password required)
- ❖ Synopsys Common Licensing (SCL): <http://www.synopsys.com/keys>

## Customer Support

To obtain support for your product, choose one of the following:

1. Go to <https://solvnetplus.synopsys.com> and open a case.  
Enter the information according to your environment and your issue.
2. Send an e-mail message to [support\\_center@synopsys.com](mailto:support_center@synopsys.com).  
Include the Product name, Sub Product name, and Tool Version in your e-mail so it can be routed correctly.

3. Telephone your local support center.
  - ◆ North America:  
Call 1-800-245-8005 from 7 AM to 5:30 PM Pacific time, Monday through Friday.
  - ◆ All other countries:  
<https://www.synopsys.com/support/global-support-centers.html>

## Synopsys Statement on Inclusivity and Diversity

Synopsys is committed to creating an inclusive environment where every employee, customer, and partner feels welcomed. We are reviewing and removing exclusionary language from our products and supporting customer-facing collateral. Our effort also includes internal initiatives to remove biased language from our engineering and working environment, including terms that are embedded in our software and IPs. At the same time, we are working to ensure that our web content and software applications are usable to people of varying abilities. You may still find examples of non-inclusive language in our software or documentation as our IPs implement industry-standard specifications that are currently under review to remove exclusionary language.



## 1

# Introduction

---

This chapter gives a basic introduction, overview and features of the AMBA® AHB VIP.

This chapter discusses the following topics:

- ❖ [Introduction](#)
- ❖ [Prerequisites](#)
- ❖ [References](#)
- ❖ [Product Overview](#)
- ❖ [Language and Methodology Support](#)
- ❖ [Feature Support](#)
- ❖ [Features Not Supported](#)

## 1.1 Introduction

The AHB VIP supports verification of designs that include interfaces implementing the AHB Specification. This document describes the use of AHB VIP in testbenches that comply with the SystemVerilog Universal Verification Methodology (UVM).

This approach leverages advanced verification technologies and tools that provide:

- ❖ Protocol functionality and abstraction
- ❖ Constrained random verification
- ❖ Functional coverage
- ❖ Rapid creation of complex tests
- ❖ Modular testbench architecture that provides maximum reuse, scalability and modularity
- ❖ Proven verification approach and methodology
- ❖ Transaction-level models
- ❖ Self-checking tests
- ❖ Object oriented interface that allows OOP techniques

## 1.2 Prerequisites

- ❖ Familiarize with AHB, object oriented programming, SystemVerilog, and the current version of UVM

## 1.3 References

For more information on AHB Verification IP, refer to the following:

- ❖ Class Reference for VC Verification IP for AMBA AHB is available at:

*\$DESIGNWARE\_HOME/vip/svt/amba\_svt/latest/doc/ahb\_svt\_uvm\_class\_reference/html/index.html*

## 1.4 Product Overview

The AHB VIP is a suite of UVM-based verification components that are compatible for use with SystemVerilog-Compliant testbenches. The AHB VIP suite simulates AHB transactions through active agents, as defined by the AHB specification.

## 1.5 Language and Methodology Support

In the current release, the AHB VIP suite supports the following languages and methodology:

- ❖ Languages
  - ◆ SystemVerilog
- ❖ Methodology
  - ◆ Qualified with UVM 1.1d and UVM 1.2

## 1.6 Feature Support

The following sections list supported protocol, verification, and methodology features.

### 1.6.1 Protocol Features

AHB VIP currently supports the following protocol functions:

- ❖ AHB & AHB-Lite support
- ❖ All data widths
- ❖ All address widths
- ❖ All transfer types
- ❖ All burst types and burst sizes
- ❖ All protection types
- ❖ All slave response types
- ❖ Support in master for rebuilding transactions
- ❖ Lock transactions

## 1.6.2 Verification Features

AHB VIP currently supports the following verification functions:

- ❖ Basic Protocol checking
- ❖ Debug Port
- ❖ Control on wait states timeouts
- ❖ VC Auto Testbench

## 1.6.3 Methodology Features

AHB VIP currently supports the following methodology functions:

- ❖ VIP organized as a system Env, which includes set of master & slave agents. Master & slave agents can also be used in standalone mode.
- ❖ Analysis ports for connecting master/slave agent to scoreboard, or any other component.
- ❖ Callbacks for master/slave agent.
- ❖ Events to denote start & end of transactions.

## 1.7 Features Not Supported

Refer to section “Known Issues and Limitations” present in Chapter “AHB Verification IP Notes” in the AMBA SVT VIP Release Notes.

AMBA SVT VIP Release Notes are present at:

`$DESIGNWARE_HOME/vip/svt/amba_svt/latest/doc/amba_svt_release_notes.pdf`



## 2

# Installation and Setup

This chapter leads you through installing and setting up the Synopsys AHB UVM VIP. When you complete the checklist mentioned below, the provided example testbench will be operational and the Synopsys AHB UVM VIP will be ready to use.

The checklist consists of the following major steps:

1. [“Verifying the Hardware Requirements”](#)
2. [“Verifying the Software Requirements”](#)
3. [“Preparing for Installation”](#)
4. [“Downloading and Installing”](#)
5. [“What’s Next?”](#)

**Note**

If you encounter any problems with installing the Synopsys AHB VIP, contact Synopsys customer support.

## 2.1 Verifying the Hardware Requirements

The AHB Verification IP requires a Solaris or Linux workstation configured as follows:

- ❖ 1440 MB available disk space for installation
- ❖ 16 GB Virtual Memory recommended
- ❖ FTP anonymous access to ftp.synopsys.com (optional)

## 2.2 Verifying the Software Requirements

The Synopsys AHB VIP is qualified for use with certain versions of platforms and simulators. This section lists software that the Synopsys AHB VIP requires.

### 2.2.1 Platform/OS and Simulator Software

- ❖ **Platform/OS and VCS:** You need versions of your platform/OS and simulator that have been qualified for use. To see which platform/OS and simulator versions are qualified for use with the AHB VIP, check the support matrix manual.

## 2.2.2 Synopsys Common Licensing (SCL) Software

- ❖ The SCL software provides the licensing function for the Synopsys AHB VIP. Acquiring the SCL software is covered here in the installation instructions in [Licensing Information](#).

## 2.2.3 Other Third Party Software

- ❖ **Adobe Acrobat:** Synopsys AHB VIP documents are available in Acrobat PDF files. You can get Adobe Acrobat Reader for free from <http://www.adobe.com>.
- ❖ **HTML browser:** Synopsys AHB VIP includes Class Reference documentation in HTML. The following browser/platform combinations are supported:
  - ◆ Microsoft Internet Explorer 6.0 or later (Windows)
  - ◆ Firefox 1.0 or later (Windows and Linux)
  - ◆ Netscape 7.x (Windows and Linux)

## 2.3 Preparing for Installation

1. Set DESIGNWARE\_HOME to the absolute path where AHB VIP is to be installed:
 

```
setenv DESIGNWARE_HOME absolute_path_to_designware_home
```
2. Ensure that your environment and PATH variables are set correctly, including:
  - ◆ DESIGNWARE\_HOME/bin – The absolute path as described in the previous step.
  - ◆ LM\_LICENSE\_FILE – The absolute path to a file that contains the license keys for your third-party tools. Also, include the absolute path to the third party executable in your PATH variable.
 

```
% setenv LM_LICENSE_FILE <my_license_file|port@host>
```
  - ◆ SNPSLMD\_LICENSE\_FILE – The absolute path to a file that contains the license keys for Synopsys software or the port@host reference to this file.
 

```
% setenv SNPSLMD_LICENSE_FILE <my_Synopsys_license_file|port@host>
```
  - ◆ DW\_LICENSE\_FILE – The absolute path to a file that contains the license keys for VIP product software or the port@host reference to this file.
 

```
% setenv DW_LICENSE_FILE <my_VIP_license_file|port@host>
```

## 2.4 Downloading and Installing



### Attention

The Electronic Software Transfer (EST) system only displays products your site is entitled to download. If the product you are looking for is not available, contact [est-ext@synopsys.com](mailto:est-ext@synopsys.com).

Follow the instructions below for downloading the software from Synopsys. You can download from the Download Center using either HTTPS or FTP, or with a command-line FTP session. If your Synopsys SolvNet password is unknown or forgotten, go to <http://solvnet.synopsys.com>.


Passive mode FTP is required. The passive command toggles between passive and active mode. If your FTP utility does not support passive mode, use http. For additional information, refer to the following web page:

[https://www.synopsys.com/apps/protected/support/EST-FTP\\_Accelerator\\_Help\\_Page.html](https://www.synopsys.com/apps/protected/support/EST-FTP_Accelerator_Help_Page.html)

## 2.4.1 Downloading From the Electronic Software Transfer (EST) System (Download Center)

- Point your web browser to <http://solvnet.synopsys.com>.
- Enter your Synopsys SolvNet Username and Password.
- Click Sign In button.
- Make the following selections on SolvNet to download the .run file of the VIP (See Figure 2-1).
  - Downloads tab
  - VC VIP Library product releases
  - <release\_version>
  - Download Here button
  - Yes, I Agree to the Above Terms button
  - Download .run file for the VIP

Figure 2-1 SolvNet Selections for VIP Download



- Set the DESIGNWARE\_HOME environment variable to a path where you want to install the VIP.
 

```
% setenv DESIGNWARE_HOME VIP_installation_path
```
- Execute the .run file by invoking its filename. The VIP is unpacked and all files and directories are installed under the path specified by the DESIGNWARE\_HOME environment variable. The .run file can be executed from any directory. The important step is to set the DESIGNWARE\_HOME environment variable before executing the .run file.

**Note**

The Synopsys AMBA VIP suite includes VIP models for all AMBA interfaces (AHB, APB, AXI, and ATB). You must download the VC VIP for AMBA suite to access the VIP models for AHB, APB, AXI, and ATB.

## 2.4.2 Downloading Using FTP with a Web Browser

- Follow the above instructions through the product version selection step.
- Click the "Download via FTP" link instead of the "Download Here" button.
- Click the "Click Here To Download" button.
- Select the file(s) that you want to download.
- Follow browser prompts to select a destination location.

**Note**

If you are unable to download the Verification IP using above instructions, refer to “[Customer Support](#)” section to obtain support for download and installation.

## 2.5 What's Next?

The remainder of this chapter describes the details of the different steps you performed during installation and setup, and consists of the following sections:

- ❖ [Licensing Information](#)
- ❖ [Environment Variable and Path Settings](#)
- ❖ [Determining Your Model Version](#)
- ❖ [Integrating a VIP into Your Testbench](#)
- ❖ [Include and Import Model Files into Your Testbench](#)
- ❖ [Compile and Run Time Options](#)

### 2.5.1 Licensing Information

The AMBA VIP uses the Synopsys Common Licensing (SCL) software to control its usage.

You can find general SCL information in the following location:

<http://www.synopsys.com/keys>

For more information on the order in which licenses are checked out for each VIP, refer to VC VIP AMBA Release Notes.

The licensing key must reside in files that are indicated by specific environment variables. For more information about setting these licensing environment variables, see [Environment Variable and Path Settings](#).

#### 2.5.1.1 License Polling

If you request a license and none are available, license polling allows your request to exist until a license becomes available instead of exiting immediately. To control license polling, you use the DW\_WAIT\_LICENSE environment variable as follows:



- ❖ To enable license polling, set the `DW_WAIT_LICENSE` environment variable to 1.
- ❖ To disable license polling, unset the `DW_WAIT_LICENSE` environment variable. By default, license polling is disabled.

### 2.5.1.2 Simulation License Suspension

All VIP products support license suspension. Simulators that support license suspension allow a model to check in its license token while the simulator is suspended, then check the license token back out when the simulation is resumed.

**Note**

This capability is simulator-specific; not all simulators support license check-in during suspension.

## 2.5.2 Environment Variable and Path Settings

The following are environment variables and path settings required by the AHB VIP verification models:

- ❖ `DESIGNWARE_HOME`: The absolute path to where the VIP is installed.
- ❖ `DW_LICENSE_FILE` - The absolute path to file that contains the license keys for the VIP product software or the `port@host` reference to this file.
- ❖ `SNPSLMD_LICENSE_FILE`: The absolute path to file(s) that contains the license keys for Synopsys software (VIP and/or other Synopsys Software tools) or the `port@host` reference to this file.

**Note**

For faster license checkout of Synopsys VIP software please ensure to place the desired license files at the front of the list of arguments to `SNPSLMD_LICENSE_FILE`.

- ❖ `LM_LICENSE_FILE`: The absolute path to a file that contains the license keys for both Synopsys software and/or your third-party tools.

**Note**

The Synopsys VIP License can be set in either of the 3 license variables mentioned above with the order of precedence for checking the variables being:

- ❖ `DW_LICENSE_FILE` -> `SNPSLMD_LICENSE_FILE` -> `LM_LICENSE_FILE`, but also note If `DW_LICENSE_FILE` environment variable is enabled, VIP will ignore `SNPSLMD_LICENSE_FILE` and `LM_LICENSE_FILE` settings.

Hence to get the most efficient Synopsys VIP license checkout performance, set the `DW_LICENSE_FILE` with only the License servers which contain Synopsys VIP licenses. Also, include the absolute path to the third party executable in your `PATH` variable.

### 2.5.2.1 Simulator-Specific Settings

Your simulation environment and `PATH` variables must be set as required to support your simulator.

## 2.5.3 Determining Your Model Version

The version of the AHB VIP verification models at the time of publication is less than 1.0a. The following steps tell you how to check the version of the models you are using.

**Note**

Verification IP products are released and versioned by the suite and not by individual model. The version number of a model indicates the suite version.

- ❖ **To determine the versions of VIP models installed in your \$DESIGNWARE\_HOME tree, use the setup utility as follows:**

```
% $DESIGNWARE_HOME/bin/dw_vip_setup -i home
```

- ❖ **To determine the versions of VIP models in your design directory, use the setup utility as follows:**

```
% $DESIGNWARE_HOME/bin/dw_vip_setup -p design_dir_path -i design
```

## 2.5.4 Integrating a VIP into Your Testbench

After installing the Synopsys VIP, follow these procedures to set up the VIP for use in testbenches:

- ❖ [“Creating a Testbench Design Directory”](#)
- ❖ [“Setting Up a New VIP”](#)
- ❖ [“Installing and Setting Up More than One VIP Protocol Suite”](#)
- ❖ [“Updating an Existing Model”](#)
- ❖ [“Removing Synopsys VIP Models from a Design Directory”](#)
- ❖ [“Reporting Information About DESIGNWARE\\_HOME or a Design Directory”](#)
- ❖ [“The dw\\_vip\\_setup Utility”](#)


### 2.5.4.1 Creating a Testbench Design Directory

A *design directory* contains a version of VIP that is set up and ready for use in a testbench. You use the `dw_vip_setup` utility to create design directories. For the full description of `dw_vip_setup`, refer to [The dw\\_vip\\_setup Utility](#).

**Note**

If you move a design directory, the references in your testbenches to the include files will need to be revised to point to the new location. Also, any simulation scripts in the examples directory will need to be recreated.

A design directory gives you control over the version of the Synopsys VIP in your testbench because it is isolated from the `DESIGNWARE_HOME` installation. When you want, you can use `dw_vip_setup` to update the VIP in your design directory. [Figure 2-2](#) shows this process and the contents of a design directory.

**Figure 2-2 Design Directory Created by dw\_vip\_setup**

A design directory contains:

<b>examples</b>	Each VIP includes example testbenches. The <code>dw_vip_setup</code> utility adds them in this directory, along with a script for simulation. If an example testbench is specified on the command line, this directory contains all files required for model, suite, and system testbenches.
<b>include</b>	Language-specific include files that contain critical information for VIP models. This directory is specified in simulator command lines.
<b>src</b>	VIP-specific include files (not used by all VIPs). This directory may be specified in simulator command lines.
<b>.dw_vip.cfg</b>	A database of all VIP models being used in the testbench. The <code>dw_vip_setup</code> program reads this file to rebuild or recreate a design setup.

### Note

Do not modify this file because `dw_vip_setup` depends on the original contents.

### Note

When using a `design_dir`, you have to make sure that the `DESIGNWARE_HOME` that was used to setup the `design_dir` is the same one used in the shell when running the simulation. In other words when using a `design_dir`, you have to make sure that the SVT version identified in the `design_dir` is available in the `DESIGNWARE_HOME` used in the shell when running the simulation.

### 2.5.4.2 Setting Up a New VIP

After you have installed the VIP, you must set up the VIP for project and testbench use. All VIP suites contain various components such as transceivers, masters, slaves, and monitors depending on the protocol. The setup process gathers together all the required component files you need to incorporate into your testbench required for simulation runs.

You have the choice to set up all of them, or only specific ones. For example, the AHB VIP contains the following components.

- ❖ `ahb_master_agent_svt`
- ❖ `ahb_slave_agent_svt`
- ❖ `ahb_system_env_svt`

You can set up either an individual component, or the entire set of components within one protocol suite. Use the Synopsys provided tool called `dw_vip_setup` for these tasks. It resides in `$DESIGNWARE_HOME/bin`.

To get help on `dw_vip_setup`, invoke the following:

```
% $DESIGNWARE_HOME/bin/dw_vip_setup --help
```

You can set up either an individual component, or the entire set of components within one protocol suite. Use the Synopsys provided tool called `dw_vip_setup` for these tasks. It resides in `$DESIGNWARE_HOME/bin`.

To get help on `dw_vip_setup`, invoke the following:

```
% $DESIGNWARE_HOME/bin/dw_vip_setup --help
```

The following command adds a model to the directory `design_dir`.

```
% $DESIGNWARE_HOME/bin/dw_vip_setup -path /tmp/design_dir -add ahb_system_env_svt -svlog
```

This command sets up all the required files in `/tmp/design_dir`.

The utility `dw_vip_setup` creates three directories under `design_dir` which contain all the necessary model files. Files for every VIP are included in these three directories.

- ❖ **examples:** Each VIP includes example testbenches. The `dw_vip_setup` utility adds them in this directory, along with a script for simulation. If an example testbench is specified on the command line, this directory contains all files required for model, suite, and system testbenches.
- ❖ **include:** Language-specific include files that contain critical information for Synopsys models. This directory "include/sverilog" is specified in simulator commands to locate model files.
- ❖ **src:** Synopsys-specific include files This directory "src/sverilog/vcs" must be included in the simulator command to locate model files.

Note that some components are "top level" and will setup the entire suite. You have the choice to set up the entire suite, or just one component such as a monitor.

#### Attention

There *must* be only one `design_dir` installation per simulation, regardless of the number of Synopsys Verification and Implementation IPs you have in your project. Do create this directory in `$DESIGNWARE_HOME`.

### 2.5.4.3 Installing and Setting Up More than One VIP Protocol Suite

All VIPs for a particular project must be set up in a single common directory once you execute the \*.run file. You may have different projects. In this case, the projects can use their own VIP setup directory. However, all the VIPs used by that specific project must reside in a common directory.

The examples in this chapter call that directory as `design_dir`, but you can use any name.

In this example, assume you have the AXI suite set up in the `design_dir` directory. In addition to the AXI VIP, you require the Ethernet and USB VIP suites.

First, follow the previous instructions on downloading and installing the Ethernet VIP and USB suites.

Once installed, the Ethernet and USB suites must be set up in and located in the same `design_dir` location as AMBA. Use the following commands:

```
// First install AXI
%unix> $DESIGNWARE_HOME/bin/dw_vip_setup -path /tmp/design_dir
-add axi_system_env_svt -svlog
//Add Ethernet to the same design_dir as AXI
%unix> $DESIGNWARE_HOME/bin/dw_vip_setup -path /tmp/design_dir
-add ethernet_system_env_svt -svlog

// Add USB to the same design_dir as AMBA and Ethernet
%unix> $DESIGNWARE_HOME/bin/dw_vip_setup -path /tmp/design_dir
-add usb_system_env_svt -svlog
```

To specify other model names, consult the VIP documentation.

By default, all of the VIPs use the latest installed version of SVT. Synopsys maintains backward compatibility with previous versions of SVT. As a result, you may mix and match models using previous versions of SVT.

### 2.5.4.4 Updating an Existing Model

To add and update an existing model, do the following:

1. Install the model to the same location at which your other VIPs are present by setting the `$DESIGNWARE_HOME` environment variable.
2. Issue the following command using `design_dir` as the location for your project directory.

```
%unix> $DESIGNWARE_HOME/bin/dw_vip_setup -path /tmp/design_dir
-add ahb_master_agent_svt -svlog
```

3. You can also update your `design_dir` by specifying the version number of the model.

```
%unix> dw_vip_setup -path design_dir -add ahb_master_agent_svt -v 3.50a -svlog
```

### 2.5.4.5 Removing Synopsys VIP Models from a Design Directory

This example shows how to remove all listed models in the design directory at `"/d/test2/daily"` using the model list in the file `"del_list"` in the scratch directory under your home directory. The `dw_vip_setup` program command line is:

```
% $DESIGNWARE_HOME/bin/dw_vip_setup -p /d/test2/daily -r -m ~/scratch/del_list
```

The models in the `del_list` file are removed, but object files and include files are not.

### 2.5.4.6 Reporting Information About DESIGNWARE\_HOME or a Design Directory

In these examples, the setup program sends output to STDOUT.

The following example lists the Synopsys VIP libraries, models, example testbenches, and license version in a `DESIGNWARE_HOME` installation:

```
% $DESIGNWARE_HOME/bin/dw_vip_setup -i home
```

The following example lists the VIP libraries, models, and license version in a testbench design directory:

```
% $DESIGNWARE_HOME/bin/dw_vip_setup -p design_dir -i design
```

#### 2.5.4.7 Running the Example with +incdir+

In the current setup, you install the VIP under `DESIGNWARE_HOME` followed by creation of a design directory which contains the versioned VIP files. With every newer version of the already installed VIP requires the design directory to be updated. This results in:

- ❖ Consumption of additional disk space
- ❖ Increased complexity to apply patches

The new alternative approach of directly pulling in all the files from `DESIGNWARE_HOME` eliminates the need for design directory creation. VIP version control is now in the command line invocation.

The following code snippet shows how to run the basic example from a script:

```
cd <testbench_dir>/examples/sverilog/amba_svt/tb_amba_svt_uvm_basic_sys/
// To run the example using the generated run script with +incdir+
./run_amba_svt_uvm_basic_sys -verbose -incdir shared_memory_test vcsvlog
```

For example, the following compile log snippet shows the paths and defines set by the new flow to use VIP files right out of `DESIGNWARE_HOME` instead of `design_dir`.

```
vcs -l ./logs/compile.log -q -Mdir=./output/csrc
+define+DESIGNWARE_INCDIR=<DESIGNWARE_HOME> \
+define+SVT_LOADER_UTIL_ENABLE_DWHOME_INCDIRS
+incdir+<DESIGNWARE_HOME>/vip/svt/amba_svt/<vip_version>/sverilog/include \
-ntb_opts uvm -full64 -sverilog +define+UVM_DISABLE_AUTO_ITEM_RECORDING \
+define+UVM_PACKER_MAX_BYTES=1500000 \
-timescale=1ns/1ps \
+define+SVT_UVM_TECHNOLOGY \
+incdir+<testbench_dir>/examples/sverilog/amba_svt/tb_amba_svt_uvm_basic_sys/. \
+incdir+<testbench_dir>/examples/sverilog/ethernet_svt/tb_amba_svt_uvm_basic_sys/
env \
+incdir+<testbench_dir>/examples/sverilog/ethernet_svt/tb_amba_svt_uvm_basic_sys/
dut \
+incdir+<testbench_dir>/examples/sverilog/ethernet_svt/tb_amba_svt_uvm_basic_sys/
hdl_interconnect \
+incdir+<testbench_dir>/examples/sverilog/ethernet_svt/tb_amba_svt_uvm_basic_sys/
tests \
-o ./output/simvcssvlog -f top_files -f hdl_files
```



**Note** For VIPs with dependency, include the +incdir+ for each dependent VIP.

#### 2.5.4.8 Getting Help on Example Run/make Scripts

You can get help on the generated make/run scripts in the following ways:

1. Invoke the run script with no switches, as in:

```
run_ahb_svt_uvm_basic_sys --help
```

usage: run\_ahb\_svt\_uvm\_basic\_sys [-32] [-incdir] [-verbose] [-debug\_opts] [-waves] [-clean] [-nobuild] [-buildonly] [-norun] [-pa] <scenario> <simulator>

where <scenario> is one of: all amba\_pv\_test base\_test directed\_test override\_test random\_wr\_rd\_test

<simulator> is one of: vcsmxvlog mtivlog vcsvlog vcszsimvlog vcssclog ncvlog vcszebuvlog vcsmxpcvlog vcsvhdl vcsmxpipvlog ncmvlog vcspcvlog

-32 forces 32-bit mode on 64-bit machines

-incdir use DESIGNWARE\_HOME include files instead of design directory

-verbose enable verbose mode during compilation

-debug\_opts enable debug mode for VIP technologies that support this option

-waves [fsdb | verdi | dve | dump] enables waves dump and optionally opens viewer (VCS only)

-seed run simulation with specified seed value

-clean clean simulator generated files

-nobuild skip simulator compilation

-buildonly exit after simulator build

-norun only echo commands (do not execute)

-pa invoke Verdi after execution

2. Invoke the make file with help switch as in:

Usage: gmake USE\_SIMULATOR=<simulator> [VERBOSE=1] [DEBUG\_OPTS=1] [SEED=<value>] [FORCE\_32BIT=1] [WAVES=fsdb | verdi | dve | dump] [NOBUILD=1] [BUILDONLY=1] [PA=1] [<scenario> ...]

Valid simulators are: vcsmxvlog mtivlog vcsvlog vcszsimvlog vcssclog ncvlog vcszebuvlog vcsmxpcvlog vcsvhdl vcsmxpipvlog ncmvlog vcspcvlog

Valid scenarios are: all amba\_pv\_test base\_test directed\_test override\_test random\_wr\_rd\_test



**Note** You must have PA installed if you use the -pa or PA=1 switches.

### 2.5.4.9 The dw\_vip\_setup Utility

The dw\_vip\_setup utility:

- ❖ Adds, removes, or updates AHB VIP models in a design directory
- ❖ Adds example testbenches to a design directory, the AHB VIP models they use (if necessary), and creates a script for simulating the testbench using any of the supported simulators
- ❖ Restores (cleans) example testbench files to their original state
- ❖ Reports information about your installation or design directory, including version information
- ❖ Supports Protocol Analyzer (PA)
- ❖ Supports the FSDB wave format

#### 2.5.4.9.1 Setting Environment Variables

Before running dw\_vip\_setup, the following environment variables must be set:

- ❖ DESIGNWARE\_HOME - Points to where the Synopsys VIP is installed

#### 2.5.4.9.2 The dw\_vip\_setup Command

You invoke dw\_vip\_setup from the command prompt. The dw\_vip\_setup program checks command line argument syntax and makes sure that the requested input files exist.

The general form of the command is:

```
% dw_vip_setup [-p[ath] directory] switch (model [-v[ersion] latest | version_no] ) ...
```

or

```
% dw_vip_setup [-p[ath] directory] switch -m[odel_list] filename
```

where

**-p[ath] *directory***                      The optional -path argument specifies the path to your design directory. When omitted, dw\_vip\_setup uses the current working directory.

*switch*                                      The *switch* argument defines dw\_vip\_setup operation. [Table 2-1](#) lists the switches and their applicable sub-switches.

**Table 2-1 Setup Program Switch Descriptions**

Switch	Description
<b>-a[dd]</b> ( <i>model</i> [-v[ersion] <i>version</i> ] ) ...	<p>Adds the specified model or models to the specified design directory or current working directory. If you do not specify a version, the latest version is assumed. The model names are:</p> <ul style="list-style-type: none"> <li>• ahb_master_agent_svt</li> <li>• ahb_slave_agent_svt</li> <li>• ahb_system_env_svt</li> </ul> <p>The -add switch causes dw_vip_setup to build suite libraries from the same suite as the specified models, and to copy the other necessary files from \$DESIGNWARE_HOME.</p>



**Table 2-1 Setup Program Switch Descriptions (Continued)**

Switch	Description
<b>-r[emove]</b> <i>model</i>	Removes <b>all versions</b> of the specified model or models from the design. The dw_vip_setup program does not attempt to remove any include files used solely by the specified model or models. The model names are: <ul style="list-style-type: none"> <li>ahb_master_agent_svt</li> <li>ahb_slave_agent_svt</li> <li>ahb_system_env_svt</li> </ul>
<b>-u[pdate]</b> ( <i>model</i> [-v[ersion] <i>version</i> ] ) ...	Updates to the specified model version for the specified model or models. The dw_vip_setup script updates to the latest models when you do not specify a version. The model names are: <ul style="list-style-type: none"> <li>ahb_master_agent_svt</li> <li>ahb_slave_agent_svt</li> <li>ahb_system_env_svt</li> </ul> The -update switch causes dw_vip_setup to build suite libraries from the same suite as the specified models, and to copy the other necessary files from \$DESIGNWARE_HOME.
<b>-e[xample]</b> { <i>scenario</i>   <i>model/scenario</i> } [-v[ersion] <i>version</i> ]	The dw_vip_setup script configures a testbench example for a single model or a system testbench for a group of models. The program creates a simulator run program for all supported simulators. If you specify a <i>scenario</i> (or system) example testbench, the models needed for the testbench are included automatically and do not need to be specified in the command. <b>Note:</b> Use the -info switch to list all available system examples.
<b>-ntb</b>	Not supported.
<b>-svtb</b>	Use this switch to set up models and example testbenches for SystemVerilog UVM. The resulting design directory is streamlined and can only be used in SystemVerilog simulations.
<b>-c[lean]</b> { <i>scenario</i>   <i>model/scenario</i> }	Cleans the specified scenario/testbench in either the design directory (as specified by the -path switch) or the current working directory. This switch deletes <i>all files in the specified directory</i> , then restores all Synopsys created files to their original contents.
<b>-i[nfo]</b> design   home[:<product>[:<version>[:<methodology>]]]	Generate an informational report on a design directory or VIP installation. <i>design:</i> If the '-info design' switch is specified, the tool displays product and version content within the specified design directory to standard output. This output can be captured and used as a modellist file for input to this tool to create another design directory with the same content. <i>home:</i> If the '-info home' switch is specified, the tool displays product, version, and example content within the VIP installation to standard output. Optional filter fields can also be specified such as <product>, <version>, and <methodology> delimited by colons (:). An error will be reported if a nonexistent or invalid filter field is specified. Valid methodology names include: OVM, RVM, UVM, VMM and VLOG.

**Table 2-1 Setup Program Switch Descriptions (Continued)**

Switch	Description
<b>-h[elp]</b>	Returns a list of valid dw_vip_setup switches and the correct syntax for each.
<b><i>model</i></b>	<p>Synopsys AHB VIP models are:</p> <ul style="list-style-type: none"> <li>ahb_master_agent_svt</li> <li>ahb_slave_agent_svt</li> <li>ahb_system_env_svt</li> </ul> <p>The <i>model</i> argument defines the model or models that dw_vip_setup acts upon. This argument is not needed with the -info or -help switches. All switches that require the <i>model</i> argument may also use a model list.</p> <p>You may specify a version for each listed <i>model</i>, using the -version option. If omitted, dw_vip_setup uses the latest version. The -update switch ignores <i>model</i> version information.</p>
<b>-m/odel_list &lt;filename&gt;</b>	Specifies a file name, which contains a list of suite names to be added, updated, or removed from the design directory. This switch is valid during the following switch operations; for example, -add, -update, or -remove. The -m/odel_list switch displays one model name per line and each model includes a version selector. The default version is the latest. This switch is optional, but the filename argument is required whenever mentioned. Lines in the file starting with the pound symbol (#) are ignored.
<b>-b/ridge</b>	Updates the specified design directory to reference the current DESIGNWARE_HOME installation. All product versions contained in the design directory must also exist in the current DESIGNWARE_HOME installation.
<b>-pa</b>	<p>Enables the run scripts and Makefiles generated by dw_vip_setup to support PA. If this switch is enabled, and the testbench example produces XML files, PA will be launched and the XML files will be read at the end of the example execution.</p> <p>For run scripts, specify -pa.</p> <p>For Makefiles, specify -pa = 1.</p>
<b>-waves</b>	<p>Enables the run scripts and Makefiles generated by dw_vip_setup to support the fsdb waves option. To support this capability, the testbench example must generate an FSDB file when compiled with the WAVES Verilog macro set to fsdb, that is, +define+WAVES=\"fsdb\". If a .fsdb file is generated by the example, the Verdi nWave viewer will be launched.</p> <p>For run scripts, specify -waves fsdb.</p> <p>For Makefiles, specify WAVES=fsdb.</p>
<b>-doc</b>	Creates a doc directory in the specified design directory which is populated with symbolic links to the DESIGNWARE_HOME installation for documents related to the given model or example being added or updated.
<b>-methodology &lt;name&gt;</b>	When specified with -doc, only documents associated with the specified methodology name are added to the design directory. Valid methodology names include: OVM, RVM, UVM, VMM, and VLOG.

**Table 2-1 Setup Program Switch Descriptions (Continued)**

Switch	Description
-copy	When specified with -doc, documents are copied into the design directory, not linked.
-s/uite_list <filename>	Specifies a file name, which contains a list of suite names to be added, updated, or removed from the design directory. This switch is valid during the following switch operations; for example, -add, -update, or -remove. The -s/uite_list switch displays one suite name per line and each suite includes a version selector. The default version is the latest. This switch is optional, but the filename argument is required whenever mentioned. Lines in the file starting with the pound symbol (#) are ignored.
-simulator <vendor>	When used with the -example switch, only simulator flows associated with the specified vendor are supported with the generated run script and Makefile. <b>Note:</b> Currently the vendors VCS, MTI, and NCV are supported.

**Note**

The dw\_vip\_setup program treats all lines beginning with “#” as comments.

## 2.5.5 Include and Import Model Files into Your Testbench

After you set up the models, you must include and import various files into your top testbench files to use the VIP.

Following is a code list of the includes and imports for components within amba\_system\_env\_svt:

```
/* include uvm package before VIP includes, If not included elsewhere*/
`include "uvm_pkg.sv"

/* include AXI , AHB and APB VIP interface */
`include "svt_ahb_if.svi"
`include "svt_axi_if.svi"
`include "svt_apb_if.svi"

/** Include the AMBA SVT UVM package */
`include "svt_amba.uvm.pkg"

/** Import UVM Package */
import uvm_pkg::*;

/** Import the SVT UVM Package */
import svt_uvm_pkg::*;

/** Import the AMBA VIP */
import svt_amba_uvm_pkg::*;
```

You must also include various VIP directories on the simulator command line. Add the following switches and directories to all compile scripts:

- ❖ +incdir+<design\_dir>/include/verilog
- ❖ +incdir+<design\_dir>/include/sverilog

- ❖ +incdir+<design\_dir>/src/verilog/<vendor>
- ❖ +incdir+<design\_dir>/src/sverilog/<vendor>

Supported vendors are vcs, mti and ncv. For example:

```
+incdir+<design_dir>/src/sverilog/vcs
```

Using the previous examples, the directory <design\_dir> would be /tmp/design\_dir.

## 2.5.6 Compile and Run Time Options

Every Synopsys provided example has ASCII files containing compile and run time options. The examples for the model are located in:

```
$DESIGNWARE_HOME/vip/svt/<model>/latest/examples/sverilog/<example_name>
```

The files containing the options are:

- ❖ sim\_build\_options (contain compile time options common for all simulators)
- ❖ sim\_run\_options (contain run time options common for all simulators)
- ❖ vcs\_build\_options (contain compile time options for VCS)
- ❖ vcs\_run\_options (contain run time options for VCS)
- ❖ mti\_build\_options (contain compile time options for MTI)
- ❖ mti\_run\_options (contain run time options for MTI)
- ❖ ncv\_build\_options (contain compile time options for IUS)
- ❖ ncv\_run\_options (contain run time options for IUS)

These files contain both optional and required switches. For AHB VIP, following are the contents of each file, listing optional and required switches:

vcs\_build\_options

```
Required: +define+UVM_PACKER_MAX_BYTES=1500000
Required: +define+UVM_DISABLE_AUTO_ITEM_RECORDING
Optional: -timescale=1ns/1ps
Required: +define+SVT_<model>_INCLUDE_USER_DEFINES
```



### Note

UVM\_PACKER\_MAX\_BYTES define needs to be set to maximum value as required by each VIP title in your testbench. For example, if VIP title 1 needs UVM\_PACKER\_MAX\_BYTES to be set to 8192, and VIP title 2 needs UVM\_PACKER\_MAX\_BYTES to be set to 500000, you need to set UVM\_PACKER\_MAX\_BYTES to 500000.

vcs\_run\_options

```
Required: +UVM_TESTNAME=$scenario
```



### Note

The “scenario” is the UVM test name you pass to VCS.





## 3

## General Concepts

This chapter describes the usage of AHB VIP in an UVM environment, and its user interface. This chapter discusses the following topics:

- ❖ [Introduction to UVM](#)
- ❖ [AHB VIP in an UVM Environment](#)
- ❖ [Reset Functionality](#)

### 3.1 Introduction to UVM

UVM is an object-oriented approach. It provides a blueprint for building testbenches using constrained random verification. The resulting structure also supports directed testing.

This chapter describes the usage of AHB VIP in UVM environment, and its user interface. Refer to the Class Reference HTML for a description of attributes and properties of the objects mentioned in this chapter.

This chapter assumes that you are familiar with SystemVerilog and UVM. For more information:

- ❖ For the IEEE SystemVerilog standard, see:
  - ◆ **IEEE Standard for SystemVerilog – Unified Hardware Design, Specification, and Verification Language**
- ❖ For essential guides describing UVM as it is represented in SystemVerilog, along with a Class Reference, see:
  - ◆ *Universal Verification Methodology (UVM) 1.0 User's Manual* at: <http://www.accellera.org/>.

### 3.2 AHB VIP in an UVM Environment

The following sections describe how the AHB Verification IP is structured in an UVM testbench.

#### 3.2.1 Master Agent


The master agent encapsulates master sequencer, master driver, and system monitor. The master agent can be configured to operate in active mode and passive mode. The user can provide AHB sequences to the master sequencer.

The master agent is configured using the master configuration. The master configuration should be provided to the master agent in the build phase of the test.

Within the master agent, the master driver gets sequences from the master sequencer. The master driver then drives the AHB transactions on the AHB port.

The master driver and master monitor components within the master agent call callback methods at various phases of execution of the AHB transaction. Details of callbacks are covered in later sections. After the AHB transaction on the bus is complete, the completed sequence item is provided to the analysis port of master monitor, which can be used by the testbench.

**Figure 3-1 Usage With Standalone Master Agent**



### 3.2.1.1 Bus Request

Master driver asserts bus request whenever it receives a sequence from the sequencer. For fixed burst type, master keeps the bus request asserted till the penultimate beat of the burst.

### 3.2.1.2 Rebuilding Transactions

Master rebuilds transaction under the following conditions:

1. Arbiter initiated early burst termination occurs, that is when arbiter de-asserts grant signal before completion of a burst.
2. SPLIT/RETRY response is received.

Master rebuilds transactions using INCR burst type.



### 3.2.1.3 Error Response

The behavior of master when it receives error response is decided based on the following configuration members:

1. `svt_ahb_system_configuration::master_error_response_policy[]`
2. `svt_ahb_system_configuration::error_response_policy` (when `svt_ahb_system_configuration::master_error_response_policy[]` is not programmed by the user).

The master does not rebuild a transaction that aborted due to ERROR response.

### 3.2.2 Slave Agent

The slave agent encapsulates slave sequencer, slave driver, and slave monitor. The slave agent can be configured to operate in active mode and passive mode. The user can provide AHB response sequences to the slave sequencer.

The slave agent is configured using slave configuration, which is available in the system configuration. The slave configuration should be provided to the slave agent in the build phase of the test.

In the slave agent, the slave monitor samples the AHB port signals. When a new transaction is detected, slave monitor provides a response request sequence to the slave sequencer. The slave response sequence within the sequencer programs the appropriate slave response. The updated response sequence is then provided by the slave sequencer to the slave driver. The slave driver in turn drives the response on the AHB bus.




#### Note

The slave driver expects the slave response sequence to:

- Return same handle of the slave response object as provided to the sequencer by the port monitor
- Return the slave response object in zero time, that is, without any delay after sequencer receives object from the port monitor

If any of the above conditions is violated, the slave agent issues a FATAL message.


The slave driver and slave monitor components within the slave agent call the callback methods at various phases of execution of the AHB transaction. Details of callbacks are covered in later sections. After the AHB transaction on the bus is complete, the completed sequence item is provided to the analysis port of slave monitor, which can be used by the testbench.

**Figure 3-2 Usage With Standalone Slave Agent**

### 3.2.3 System Env

The AHB System Env encapsulates the master agent, slave agents, system sequencer and the system configuration. The number of slave agents are configured based on the system configuration provided by the user. In the build phase, the system Env builds the master and slave agents.

After the master & slave agents are built, the system Env configures the master & slave agents using the master and slave configuration information available in the system configuration.

**Figure 3-3 System ENV**

### 3.2.3.1 System Sequencer

AHB System sequencer is a virtual sequencer with references to the master sequencers and slave sequencers in the system. The system sequencer is created in the build phase of the system Env. The system configuration is provided to the system sequencer. The system sequencer can be used to synchronize between the sequencers in master and slave agents.

### 3.2.4 System Monitor

The System Monitor component is instantiated within the AHB System Env component. The System Monitor performs system-level checks across the master and slave ports within the system. The system monitor is enabled by setting the system configuration class member `svt_ahb_system_configuration::system_monitor_enable`.

System monitor supports following checks:

- ❖ Data Integrity across Interconnect master and slave ports
- ❖ Transaction routing

### 3.2.5 Bus Env

The Bus Env component is instantiated within the AHB System Env component. The Bus Env currently supports maximum of 16 masters and 16 slaves, including Dummy master and Default slave which are built into the Bus Env.

The bus can be configured using bus configuration class `svt_ahb_bus_configuration`. The system configuration class `svt_ahb_system_configuration` has a handle to the bus configuration class. Refer to AHB Class Reference for members of the bus configuration.

Bus Env component consists of following components:

- ❖ Dummy master
- ❖ Default slave
- ❖ Arbiter
- ❖ Control signals multiplexer
- ❖ Write data multiplexer
- ❖ Read data/response multiplexer
- ❖ Decoder

### 3.2.5.1 Dummy Master

The Dummy Master is a built-in bus Master model that only performs IDLE transfers. In the AHB Bus model, the Dummy Master is required. The Dummy Master is granted whenever there are no other Masters that can be granted to the System Bus.

There are two cases where the Arbiter must grant the System Bus to the Dummy Master:

1. When a Split response is given to a locked transfer
2. When a Split response is given and all other Masters have already been split

The port index of Dummy Master is configurable using System configuration.

### 3.2.5.2 Default Slave

The Default Slave is selected when the address is not within any allocated region. For nonsequential and sequential transfers, the default slave provides a two-cycle ERROR response. For busy and idle transfers, the Default Slave provides a zero-wait state OKAY response.

The port index of Default Slave is configurable using System configuration.

### 3.2.5.3 Arbiter

Every Master has its own bus request pin to indicate the Arbiter when it wants bus ownership. In general, the Arbiter monitors the request pins of all active Masters and decides which Master gains bus ownership based on an arbitration algorithm. The Arbiter asserts that Master's HGRANT pin. In every cycle, only one Master will be granted the bus. The arbiter currently supports round robin arbitration algorithm.

The control of HGRANT by BUS VIP will be as follows:

1. Hgrant is asserted by BUS VIP based on Hbusreq.
2. Hgrant is de-asserted for the penultimate beat for fixed length burst that is, Hgrant signal is maintained HIGH all through the transaction for fixed length burst.

However, Early Burst Termination can still occur when Grant is taken away for the penultimate beat, if BUSY cycles are driven between last two beats of fixed length burst.

The LOCK support has been added in Bus VIP for all response types for the following response policies:

- ❖ CONTINUE\_ON\_ERROR
- ❖ ABORT\_ON\_ERROR

**Note**

LOCK functionality is not supported for RETRY response with `max_num_rebuild_attempts_on_retry_resp` feature being enabled.

### 3.2.5.4 Control Signal Multiplexer

Each Master has its own set of control signals: HADDR, HBURST, HBUSREQ, HLOCK, HSIZE, HTRANS, HWRITE, and HPROT. The Control Signal Multiplexer is controlled by the system bus owner to select the bus owner's control signals.

The data phase is not aligned with the address phase, because of the pipeline nature of the AHB bus. For the data phase of a write transfer, the Data Bus is selected by the Write Data Multiplexer. For the data phase of a read transfer, the Data Bus is selected by the Read Data/Response Multiplexer. The hmaster port indicates which Master owns the Data Bus.

### 3.2.5.5 Write Data Multiplexer

The Write Data Multiplexer is responsible for propagating the data of write transfers from the granted master to all the slaves in the system.

### 3.2.5.6 Read Data and Response Multiplexer

The Read Data and Response Multiplexer is responsible for propagating the data and response of read transfers from the selected slave to all the masters in the system.

### 3.2.5.7 Decoder

The Decoder takes the system address that is an output of the Control Signals Multiplexer, then decodes the address and asserts the select pin for the selected Slave. At any time, only one Slave is selected. The decoder uses the address map specified in the system configuration for selecting the slave.


## 3.2.6 Using AHB VIP to Verify a Multilayer Interconnect Matrix

### 3.2.6.1 Introduction

Multi-layer AHB is an interconnection scheme, based on the AHB protocol that enables parallel access paths between multiple masters and slaves in a system.

Figure 3-4 has two AHB bus (Layer), each layer can have one or more masters and zero or more slaves based on requirements. The architecture shown in Figure 3-4 is used to access the common slaves (slave1, slave2, and slave3) from both the layers through ICM.

**Figure 3-4 AHB multilayer with multiple masters on same layer (source: ARM spec DVI0045B\_multilayer\_ahb\_overview)**




#### Note

Currently, the topology which contains only one master per layer is supported. All other topologies shown in ARM spec "DVI0045B\_multilayer\_ahb\_overview" are not yet supported.

### 3.2.6.2 AHB Lite Multilayer

In multi-layer AHB lite mode system, each master has its own layer. The architecture shown in [Figure 3-5](#) has only one sharable slave module accessible from the both the layer. If any slave is present in any layer, the decoder logic is used to select appropriate slave based on the address given by the master (In this case ICM acts like slave and this is the only slave for the both the layer, so the decoder is not required in this case).

**Figure 3-5 AHB lite multilayer with Common Slave for both Layers**

### 3.2.6.3 Configuration

All connections are required to be done explicitly, so you must define `SVT_AHB_DISABLE_IMPLICIT_BUS_CONNECTION` compile time macro.

You must set the following the configuration in the extended `svt_ahb_system_configuration` class:

1. To set it to AHB lite mode, you must set the config:

```
ahb_lite = 1;
```

2. To support multiple masters in same env:

```
ahb_lite_multilayer = 1;
```


3. To create system with 2 masters and 1 slave:

```
◆ create_sub_cfgs(2,1);
◆ num_masters = 2;
◆ num_slaves = 1;
```

### 3.2.6.4 Example

The example shown in [Figure 3-6](#) consists of:

- ❖ Master 1 has a dedicated layer; layer1
- ❖ Master 2 also has a dedicated layer; layer2
- ❖ The interconnect matrix has one slave ports, accessible from either layer.

**Figure 3-6 AHB Multilayer with Two Layers in Lite Mode**

```
// Interface Signals
assign dut_s.hclk                = ahb_if.hclk;
assign dut_s.hresetn            = ahb_if.hresetn;

// Master1 Interface Signals
assign dut_s.haddr_l1           = ahb_if.master_if[0].haddr ;
assign dut_s.htrans_l1          = ahb_if.master_if[0].htrans ;
assign dut_s.hsize_l1           = ahb_if.master_if[0].hsize ;
assign dut_s.hburst_l1          = ahb_if.master_if[0].hburst ;
assign dut_s.hwdata_l1          = ahb_if.master_if[0].hwdata ;
assign dut_s.hwrite_l1          = ahb_if.master_if[0].hwrite ;

assign ahb_if.master_if[0].hresp = dut_s.hresp_l1 ;
assign ahb_if.master_if[0].hready = dut_s.hready_l1 ;
assign ahb_if.master_if[0].hrdata = dut_s.hrddata_l1;

// Master2 Interface Signals
assign dut_s.haddr_l2           = ahb_if.master_if[1].haddr ;
assign dut_s.htrans_l2          = ahb_if.master_if[1].htrans;
assign dut_s.hsize_l2           = ahb_if.master_if[1].hsize;
assign dut_s.hburst_l2          = ahb_if.master_if[1].hburst;
assign dut_s.hwdata_l2          = ahb_if.master_if[1].hwdata;
assign dut_s.hwrite_l2          = ahb_if.master_if[1].hwrite;

assign ahb_if.master_if[1].hresp = dut_s.hresp_l2 ;
assign ahb_if.master_if[1].hready = dut_s.hready_l2 ;
```



```

        assign ahb_if.master_if[1].hrdata  = dut_s.hrdata_l2 ;

// Slave Interface signals
        assign ahb_if.slave_if[0].haddr    = dut_s.haddr ;
        assign ahb_if.slave_if[0].htrans   = dut_s.htrans ;
        assign ahb_if.slave_if[0].hsel     = dut_s.hsel_s1;
        assign ahb_if.slave_if[0].hsize    = dut_s.hsize ;
        assign ahb_if.slave_if[0].hburst   = dut_s.hburst ;
        assign ahb_if.slave_if[0].hwdtata  = dut_s.hwdtata ;
        assign ahb_if.slave_if[0].hwrite   = dut_s.hwrite ;
        assign ahb_if.slave_if[0].hready_in = dut_s.hready;

        assign dut_s.hresp                  = ahb_if.slave_if[0].hresp ;
        assign dut_s.hready_resp            = ahb_if.slave_if[0].hready ;
        assign dut_s.hrdata                 = ahb_if.slave_if[0].hrdata ;

```

### 3.2.7 Active and Passive Mode

Tables 3-1 lists the behavior of Master and Slave Agents in active and passive modes.

**Table 3-1 Agents in Active and Passive Mode**

Component Behavior in Active Mode	Component Behavior in Passive Mode
In active mode, Master and Slave components generate transactions on the signal interface.	In passive mode, master and slave components do not generate transactions on the signal interface. These components only sample the signal interface.
Master and Slave components continue to perform passive functionality of coverage and protocol checking. You can enable/disable this functionality through configuration.	In passive mode, master and slave components monitor the input and output signals, and perform passive functionality of coverage and protocol checking. You can enable/disable this functionality through configuration.
In active mode, the Port Monitor within the component performs protocol checks only on sampled (input) signals, that is, it does not perform checks on the signals that are driven (output signals) by the component. This is because when the component is driving an exception (exceptions are not supported in this release) the monitor should not flag an error, since it knows that it is driving an exception. Exception means error injection.	In passive mode, the port monitor within the component performs protocol checks on all signals. In passive mode, signals are considered as input signals.
In active mode, the delay values reported in the AHB transaction provided by the master and slave component, are the values provided by the user, and not the sampled delay values.	In passive mode, the delay values reported in the AHB transaction provided by the master and slave components, are the actual sampled delay values on the bus.

### 3.3 Reset Functionality

The AHB VIP samples the reset signal synchronously. This means that, when reset is asserted or de-asserted, it is required that the clock connected to VIP is running. If the clock input to VIP is not running, assertion and de-assertion of reset is not detected, and the VIP would not sample and drive any signals.

When reset signal is asserted, all the transactions in master and slave agents whose address/data/response phases are in progress are aborted. All the aborted transactions are provided from the analysis port `item_observed_port` of the master and slave agents.

The `svt_ahb_transaction::status` and `svt_ahb_transaction::beat_status` fields of these transactions reflect the value as `ABORTED`. The transactions which are not yet started by the master agent are resumed after the reset signal of master agent is de-asserted.

For `READ/WRITE` transactions whose address phase is complete, and data/response phase is in progress, a transaction `ENDED` notification is issued on the rising edge of clock when reset signal assertion is observed.

## 4

# AHB VIP Programming Interface

This chapter describes the programming interface used by the AHB VIP and discusses the following topics:

- ❖ [Configuration Objects](#)
- ❖ [Transaction Objects](#)
- ❖ [Callbacks](#)
- ❖ [Interfaces and Modports](#)
- ❖ [Events](#)
- ❖ [Overriding System Constants](#)
- ❖ [Verification Features](#)

## 4.1 Configuration Objects

Configuration data objects convey the system level and port level testbench configuration. The configuration of agents is done in the build() phase of environment or the testcase. If the configuration needs to be changed later, it can be done through reconfigure() method of the master, slave or system Env.

The configuration object properties can be of two types:

- ❖ Static configuration properties:  
Static configuration parameters specify configuration which cannot be changed when the system is running. Examples of static configuration parameters are number of masters and slaves in the system, data bus width, address width.
- ❖ Dynamic configuration properties:  
Dynamic configuration parameters specify configuration which can be changed at any time, irrespective of whether the system is running or not. Example of dynamic configuration parameter is timeout values.

The configuration data objects contain built-in constraints, which come into effect when the configuration objects are randomized.

The AHB VIP defines the following configuration classes:

- ❖ System configuration (svt\_ahb\_system\_configuration)  
System configuration class contains configuration information which is applicable across the entire system. User can specify the system level configuration parameters through this class.

User needs to provide the system configuration to the system Env from the environment or the testcase. The system configuration mainly specifies:

- ◆ Number of master and slave agents in the system Env
- ◆ Sub-configurations for master and slave agents
- ◆ Virtual top level AHB interface
- ◆ Address map
- ◆ Endian mode
- ❖ Master and Slave configuration (`svt_ahb_master_configuration` and `svt_ahb_slave_configuration`)  
The master and slave configuration class contains configuration information which is applicable to the AHB master and slave agents in the system Env. Some of the important information provided by the slave configuration class is:
  - ◆ Active/Passive mode of the agent
  - ◆ Address and Data bus widths
  - ◆ Enable/disable protocol checks
  - ◆ Enable/disable port level coverage
  - ◆ Values to be driven on bus during idle periods

The master and slave configuration objects within the system configuration object are created in the constructor of the system configuration.

Please refer to the AHB VIP Class Reference HTML documentation for details on individual members of configuration classes.

## 4.2 Transaction Objects

Transaction objects, which are extended from the `uvm_sequence_item` base class, define a unit of AHB protocol information that is passed across the bus. The attributes of transaction objects are public and are accessed directly for setting and getting values. Most transaction attributes can be randomized. The transaction object can represent the desired activity to be simulated on the bus, or the actual bus activity that was monitored.

AHB transaction data objects store data content and protocol execution information for AHB transactions in terms of timing details of the transactions.

These data objects extend from the `uvm_sequence_item` base class and implement all methods specified by UVM for that class.

AHB transaction data objects are used to:

- ❖ Generate random stimulus
- ❖ Report observed transactions
- ❖ Generate random responses to transaction requests
- ❖ Collect functional coverage statistics

Class properties are public and accessed directly to set and read values. Transaction data objects support randomization and provide built-in constraints.

Two set of constraints are provided - `valid_ranges` and `reasonable` constraints.

- ❖ The `valid_ranges` constraints limit generated values to those acceptable to the drivers. These constraints ensure basic VIP operation and should never be disabled.
- ❖ The `reasonable_*` constraints, which can be disabled individually or as a block, limit the simulation by:
  - ◆ Enforcing the protocol. These constraints are typically enabled unless errors are being injected into the simulation.
  - ◆ Setting simulation boundaries. Disabling these constraints may slow the simulation and introduce system memory issues.

The VIP supports extending transaction data classes for customizing randomization constraints. This allows you to disable some `reasonable_*` constraints and replace them with constraints appropriate to your system.

Individual `reasonable_*` constraints map to independent fields, each of which can be disabled. The class provides the `reasonable_constraint_mode()` method to enable or disable blocks of `reasonable_*` constraints.

AHB VIP defines following transaction classes:

- ❖ AHB Base Transaction (`svt_ahb_transaction`)  
This is the base transaction type which contains all the physical attributes of the transaction like address, data, burst type, burst size, transaction status and so on.
- ❖ AHB Master transaction (`svt_ahb_master_transaction`)  
The master transaction class extends from the AHB transaction base class `svt_ahb_transaction`. The master transaction class contains the constraints for master specific members in the base transaction class. At the end of each transaction, the master agent provides object of type `svt_ahb_master_transaction` from its analysis ports, in active and passive mode.
- ❖ AHB Slave transaction (`svt_ahb_slave_transaction`)  
The slave transaction class extends from the AHB transaction base class `svt_ahb_transaction`. The slave transaction class contains the constraints for slave specific members in the base transaction class. The slave transaction is used to provide response information to the slave agent. At the end of each transaction, the slave agent provides object of type `svt_ahb_slave_transaction` from its analysis ports, in active and passive mode.

The transaction contains a handle to the configuration object, which provides the configuration of the port on which this transaction would be applied. The configuration is used during randomizing the transaction. The configuration is available in the sequencer of the master/slave agent. The user sequence should initialize the configuration handle in the transaction using the configuration available in the sequencer of the master/slave agent. If the configuration handle in the transaction is null at the time of randomization, the transaction will issue a fatal message.

Please refer to the AHB VIP Class Reference HTML documentation for details on individual members of transaction classes.

## 4.2.1 Analysis Ports

The port monitor in the master and slave agent provides an analysis port called `"item_observed_port"`. At the end of the transaction, the master and slave agents respectively write the completed `svt_ahb_transaction` object to their analysis port. This holds true in active as well as passive mode of operation of the master/slave agent. The user can use the analysis port for connecting to scoreboard, or any other purpose, where a transaction object for the completed transaction is required.

## 4.3 Callbacks

Callbacks are an access mechanism that enable the insertion of user-defined code and allow access to objects for scoreboarding and functional coverage. Each master and slave driver and monitor is associated with a callback class that contains a set of callback methods. These methods are called as part of the normal flow of procedural code. There are a few differences between callback methods and other methods that set them apart.

- ❖ Callbacks are virtual methods with no code initially, so they do not provide any functionality unless they are extended. The exception to this rule is that some of the callback methods for functional coverage already contain a default implementation of a coverage model.
- ❖ The callback class is accessible to users so the class can be extended and user code inserted, potentially including testbench specific extensions of the default callback methods, and testbench specific variables and/or methods used to control whatever behavior the testbench is using the callbacks to support.
- ❖ Callbacks are called within the sequential flow at places where external access would be useful. In addition, the arguments to the methods include references to relevant data objects. For example, just before a monitor puts a transaction object into an analysis port is a good place to sample for functional coverage since the object reflects the activity that just happened on the pins. A callback at this point with an argument referencing the transaction object allows this exact scenario.
- ❖ There is no need to invoke callback methods for callbacks that are not extended. To avoid a loss of performance, callbacks are not executed by default. To execute callback methods, callback class must be registered with the component using ``uvm_register_cb` macro.

AHB VIP uses callbacks in three main applications:

- ❖ Access for functional coverage
- ❖ Access for scoreboarding
- ❖ Insertion of user-defined code

### 4.3.1 Callbacks in the Master Agent

In the master agent, the callback methods are called by master driver and master monitor components.

Following are the callback classes which contain the callback methods invoked by the master agent:

- ❖ `svt_ahb_master_callback`
- ❖ `svt_ahb_master_monitor_callback`

Please refer to Class Reference HTML documentation for details of these classes.

### 4.3.2 Callbacks in Slave Agent

In the slave agent, the callback methods are called by slave driver and slave monitor components.

Following are the callback classes which contain the callback methods invoked by the slave agent:

- ❖ `svt_ahb_slave_callback`
- ❖ `svt_ahb_slave_monitor_callback`

Please refer to Class Reference HTML documentation for details of these classes.

## 4.4 Interfaces and Modports

SystemVerilog models signal connections using interfaces and modports. Interfaces define the set of signals which make up a port connection. Modports define collection of signals for a given port, the direction of the signals, and the clock with respect to which these signals are driven and sampled.

AHB VIP provides the SystemVerilog interface which can be used to connect the VIP to the DUT. A top level interface `svt_ahb_if` is defined which contains an array of slave sub-interfaces of type `svt_ahb_master_if` and `svt_ahb_slave_if`.

The top level interface is contained in the system configuration class. The top level interface is specified to the system configuration class using the method `svt_ahb_system_configuration::set_if`.

The master interface is contained in the master configuration class. The master interface is specified to the master configuration class using the `svt_ahb_master_configuration::set_master_if` method. The master interfaces are provided to the master configuration objects in the constructor of the system configuration.

The slave interface is contained in the slave configuration class. The slave interface is specified to the slave configuration class using `svt_ahb_slave_configuration::set_slave_if` method. The slave interfaces are provided to the slave configuration objects in the constructor of the system configuration.

Please refer to Class Reference HTML documentation for more information on interfaces and modports.

### 4.4.1 Bind Interfaces

AHB VIP also supports bind interfaces for master & slave. Bind interface is an interface which contains directional signals for AHB. Users can connect DUT signals to these directional signals. Bind interfaces provided with VIP are `svt_ahb_master_bind_if` and `svt_ahb_slave_bind_if`.

To use a bind interface, user still needs to instantiate the non-bind interface, and then connect bind interface to the non-bind interface. VIP provides master and slave connector modules to connect the VIP bind interface to VIP non-bind interface. User needs to instantiate a connector module corresponding to each instance of VIP master and slave, and pass the bind interface and non-bind interface instance to this connector module.

### 4.4.2 Parameterized Interfaces

AHB VIP supports parameterized interfaces `svt_ahb_param_if`, `svt_ahb_master_param_if` and `svt_ahb_slave_param_if`. These interfaces are parameterized for signal widths. The default value of all the parameters are same as the system constants defined in `svt_ahb_port_defines.svi` file. (refer to [Step 4.6](#)). These interface parameters can be changed to match the DUT signal widths. The parameter value should be less than or equal to the system constant defined in `svt_ahb_port_defines.svi` or `svt_ahb_user_defines.svi` file.

To use parameterized interface, the user still needs to instantiate the top-level interface `svt_ahb_if`. The `svt_ahb_param_if` interface should be used for connecting top level `svt_ahb_if` interface signals (Multiplexed Signals from the AHB Bus, such as, `hresp_bus`, `hwrite_bus`) to the DUT. The `svt_ahb_master_param_if` interface should be used for connecting AHB Master VIP component to the DUT and `svt_ahb_slave_param_if` interface should be used to connect AHB Slave VIP component to the DUT.

Refer to `tb_ahb_svt_uvm_basic_param_if_sys` example for usage of parameterized interface. The README file in the example describes the usage.

## 4.5 Events

Master and slave driver and monitor issue EVENT\_XACT\_STARTED and EVENT\_XACT\_ENDED events. These events denote the start of transaction and end of transaction events. These notifications are issued by the master and slave component as described below, in both active and passive modes.

- ❖ EVENT\_XACT\_STARTED is issued on the rising clock edge when address phase of transaction is sampled on the bus.
- ❖ EVENT\_XACT\_ENDED is issued on the rising clock edge when the hready signal is sampled high for last data beat.

## 4.6 Overriding System Constants

The VIP uses include files to define system constants, that in some cases you may override, so the VIP matches your expectations. For example, you can override the maximum delay values. You can also adjust the default simulation footprint, like maximum address width.

The system constants for the VIP are specified (or referenced) in the following files (the first three files reside at \$DESIGNWARE\_HOME/vip/amba\_svt/latest/include):

- ❖ svt\_ahb\_defines.svi: Top-level include file; allows for the inclusion of the common define symbols and the port define symbols in a single file. Also, it contains a ``include` to read user overrides if the ``SVT_AHB_INCLUDE_USER_DEFINES` symbol is defined.
- ❖ svt\_ahb\_common\_defines.svi: Defines common constants used by the AHB VIP components. You can override only the "User Definable" constants, which are declared in "ifndef" statements.
- ❖ svt\_ahb\_port\_defines.svi: Contains the constants that set the default maximum footprint of the environment. These values determine the wire bit widths in the 'wire frame'-- they do not (necessarily) define the actual bit widths used by the components, which is determined by the configuration classes.
- ❖ svt\_ahb\_user\_defines.svi: Contains override values that you define. This file can reside anywhere-- specify its location on the simulator command line.

To override the SVT\_AHB\_MAX\_ADDR\_WIDTH constant from the svt\_ahb\_common\_defines.svi file:

- ❖ Redefine the corresponding symbol in the svt\_ahb\_user\_defines.svi file. For example:  
``define SVT_AHB_MAX_ADDR_WIDTH 64`
- ❖ In the simulator compile command:
  - ◆ Ensure that the directory containing svt\_ahb\_user\_defines.svi is provided to the simulator
  - ◆ Provide SVT\_AHB\_INCLUDE\_USER\_DEFINES on the simulator command line as follows:  
`+define+SVT_AHB_INCLUDE_USER_DEFINES`

Note the following restrictions when overriding the default maximum footprint:

- ❖ Never use a value of 0 for a MAX\_\*\_WIDTH value. The value must be  $\geq 1$ .
- ❖ The maximum footprint set at compile time must work for the full design. If you are using multiple instances of AHB VIP, only one maximum footprint can be set and must therefore satisfy the largest requirement.



## 4.7 Verification Features

This section describes the various verification features available along with AHB VIP. This section discusses the following verification features:

- ❖ “Sequence Collection”
- ❖ “Protocol Analyzer Support”
- ❖ “Verification Planner”

### 4.7.1 Sequence Collection

The AHB VIP provides a collection of AHB master and slave sequences. These sequences can be registered with the master & slave sequencers within the master and slave agents respectively, to generate different types of AHB scenarios.

The master sequences can be used as standalone sequences. These sequences are also added to the sequence library `svt_ahb_master_transaction_sequence_library`. User can load the sequence library in the sequencer within the master agent. In such case, all sequences in the sequence library would get executed.

### 4.7.2 Performance Analyzer


The performance analyzer tool is used to calculate the performance of sub-systems. For more information on FSDB Dumping, see [Support for Native Dumping of FSDB](#).

#### 4.7.2.1 Invoking Verdi GUI After Running the Simulation

1. Invoking Verdi GUI after running the simulation:

```
verdi -lca -ssf test_top.fsdb
```

**Figure 4-1 Final View Of Performance Metric With Graph and Data Details**



For more information, see [Verdi\\_Performance\\_Analyzer.pdf](#).

### 4.7.3 Metrics Description

Performance metrics are used to measure the performance of sub-systems. Each AMBA VIP has three types of performance metrics as follows:

- ❖ Transaction metrics
- ❖ Cross transaction metrics
- ❖ Cross instance metrics

#### 4.7.3.1 Transaction Type Metrics

These metrics are used to measure the performance of any given transaction. The following metrics comes under this type of metrics:

- ❖ \*\_trans\_read\_latency
- ❖ \*\_trans\_write\_latency
- ❖ \*\_trans\_read\_byte\_count
- ❖ \*\_trans\_write\_byte\_count

#### 4.7.3.2 Cross Transaction Type

These metrics are used to measure the performance across transactions at a given port. The following metrics comes under this type of metrics:

- ❖ \*\_ctrans\_min\_read\_latency
- ❖ \*\_ctrans\_min\_write\_latency
- ❖ \*\_ctrans\_max\_read\_latency
- ❖ \*\_ctrans\_max\_write\_latency
- ❖ \*\_ctrans\_avg\_read\_latency
- ❖ \*\_ctrans\_avg\_write\_latency
- ❖ \*\_ctrans\_read\_request\_count
- ❖ \*\_ctrans\_write\_request\_count
- ❖ \*\_ctrans\_read\_outstanding\_count
- ❖ \*\_ctrans\_write\_outstanding\_count
- ❖ \*\_ctrans\_read\_byte\_count
- ❖ \*\_ctrans\_write\_byte\_count

#### 4.7.3.3 Cross Instance Type

These metrics are used to measure the performance of the transactions across all ports. The following metrics comes under this type of metrics:

- ❖ \*\_cinst\_read\_request\_count
- ❖ \*\_cinst\_write\_request\_count
- ❖ \*\_cinst\_read\_request\_percentage
- ❖ \*\_cinst\_write\_request\_percentage
- ❖ \*\_cinst\_read\_bus\_bandwidth
- ❖ \*\_cinst\_read\_bus\_bandwidth
- ❖ \*\_cinst\_read\_byte\_count
- ❖ \*\_cinst\_write\_byte\_count

**Note**

\* indicates the protocol name.( Eg. for AXI \*\_trans\_read\_latency will be axi\_trans\_read\_latency)

For more information, see [\\$DESIGNWARE\\_HOME/vip/svt/amba\\_svt/latest/doc/ahb\\_performance\\_metrics.pdf](#)

## 4.7.4 Protocol Analyzer Support

AHB VIP supports Protocol Analyzer. Protocol Analyzer is an interactive graphical application which provides protocol-oriented analysis and debugging capabilities. Protocol file generation is enabled or disabled through the variable "enable\_xml\_gen" that is defined in the class "svt\_ahb\_configuration". The default value of this variable is "0", which means that protocol file generation is disabled by default. To enable protocol file generation, set the value of the variable "enable\_xml\_gen" to '1' in the port configuration of each master or slave for which protocol file generation is desired. The next time that the environment is simulated, protocol files will be generated according to the port configurations.

The protocol files will be in .xml format. Import these files into the Protocol Analyzer to view the protocol transactions.

For Verdi documentation, see [\\$VERDI\\_HOME/doc/Verdi\\_Transaction\\_and\\_Protocol\\_Debug.pdf](#).

**Note**

Protocol Analyzer has been enhanced to read FSDB transactions and Verdi can load the FSDB transactions into Browser.

### 4.7.4.1 Support for VC Auto Testbench

AHB VIP supports VC AutoTestbench which generates SV UVM testbench for Block level or Sub-System or System Level Design.

For VC ATB documentation, see [Verdi\\_Transaction\\_and\\_Protocol\\_Debug.pdf](#).

### 4.7.4.2 Support for Native Dumping of FSDB

Native FSDB supported in AHB VIP.

- ❖ **FSDB Generation:** Protocol Analyzer uses transaction-level dump database. You can use the following settings to dump the transaction database:

- ◆ **Compile Time Options**

- ◆ -lca -kdb // dumps the work.lib++ data for source coding view
- ◆ +define+SVT\_FSDB\_ENABLE // enables FSDB dumping
- ◆ -debug\_access

For more information on how to set the FSDB dumping libraries, see Appendix B section in *Linking Novas Files with Simulators and Enabling FSDB Dumping* guide available at:

[\\$VERDI\\_HOME/doc/linking\\_dumping.pdf](#).

- ◆ New configuration parameter `pa_format_type` is added for XML/FSDB generation in `svt_ahb_configuration.sv`. Add the following setting in system configuration to enable the generation of XML/FSDB

```
this.master_cfg[0].enable_xml_gen = 1;  
this.slave_cfg[0].enable_xml_gen = 1;
```

```

    this.master_cfg[0].pa_format_type = svt_xml_writer:: ::<XML/FSDB/BOTH>;
    this.slave_cfg[0].pa_format_type= svt_xml_writer:: ::<XML/FSDB/BOTH>;
    // 0 is XML, 1 FSDB and 2 both XML and FSDB, default it will be zero

```

- ❖ **Invoking Protocol Analyzer:** Perform the following steps to invoke Protocol Analyzer in interactive or post-processing mode:

- ◆ **Post-processing Mode:**

- ◇ Load the transaction dump data and issue the following command to invoke the GUI:  
`verdi -ssf <dump.fsdb> -lib work.lib++`
  - ◇ In Verdi, navigate to Tools > Transaction Debug > Transaction and Protocol Analyzer.

- ◆ **Interactive Mode:**

- ◇ Issue the following command to invoke Protocol Analyzer in an interactive mode:  
`<simv> -gui=verdi`

Runtime Switch:

```
+svt_enable_pa=fsdb
```

Enables FSDB output of transaction and memory information for display in Verdi.

You can invoke the Protocol Analyzer as described above using Verdi. The Protocol Analyzer transaction view gets updated during the simulation.

## 4.7.5 Verification Planner

AHB VIP provides verification plans which can be used for tracking verification progress of AHB and AHB-Lite protocols. A set of top-level plans and sub-plans are provided.

The verification plans are available at:

`$DESIGNWARE_HOME/vip/svt/amba_svt/latest/doc/VerificationPlans`.

For more information, refer to the README file, which is available at:

`$DESIGNWARE_HOME/vip/svt/amba_svt/latest/doc/VerificationPlans/README`

## 5

# Using AHB Verification IP

This chapter discusses the UVM concepts and techniques for quickly achieving a basic constrained random testbench that incorporates the AHB VIP.

This chapter discusses the following topic:

- ❖ [SystemVerilog UVM Example Testbenches](#)
- ❖ [Installing and Running the Examples](#)
- ❖ [Common Clock Mode](#)
- ❖ [Why the User Needs to Disable Auto Item Recording](#)
- ❖ [Support for TLM Generic Payload](#)
- ❖ [VIP configuration while using bus VIP, multiple masters \(VIPs, DUTs\), multiple slaves \(VIPs and DUTs\)](#)
- ❖ [Support for AHB5 Features](#)

## 5.1 SystemVerilog UVM Example Testbenches

This section describes SystemVerilog UVM example testbenches that show general usage for various applications. A summary of the examples is listed in [Tables 5-1](#)

**Table 5-1 SystemVerilog Example Summary**

Example Name	Level	Description
tb_ahb_svt_uvm_basic_sys	Basic	The example consists of the following: <ul style="list-style-type: none"><li>• A top-level testbench in SystemVerilog</li><li>• A dummy DUT in the testbench, which has two AHB interfaces</li><li>• An UVM verification environment</li><li>• AHB System component in the UVM verification environment</li><li>• Two tests illustrating directed and random transaction generation</li></ul>

**Table 5-1 SystemVerilog Example Summary (Continued)**

Example Name	Level	Description
tb_ahb_svt_uvm_basic_program_sys	Basic	<p>The example demonstrates the usage of program block. It consists of the following:</p> <ul style="list-style-type: none"> <li>• A top-level testbench in SystemVerilog</li> <li>• A dummy DUT in the testbench, which has two AHB interfaces</li> <li>• The <code>ahb_basic_tb.sv</code> file containing the user program in the example</li> <li>• An UVM verification environment</li> <li>• The AHB system component in the UVM verification environment</li> <li>• Two tests illustrating directed and random transaction generation</li> </ul>
tb_ahb_svt_uvm_basic_bus_sys	Basic derivative	This example demonstrates the use of AHB Bus VIP
tb_ahb_svt_uvm_basic_param_if_sys	Basic derivative	<p>This example shows how to implement a basic functioning UVM testbench using AHB Verification IP with parameterized interface.</p> <p>The example consists of the following:</p> <ul style="list-style-type: none"> <li>• A top-level testbench in SystemVerilog</li> <li>• A dummy DUT in the testbench, which has two AHB interfaces</li> <li>• A system level parameter interface</li> <li>• UVM verification environment</li> <li>• AHB System component in the UVM verification environment</li> <li>• Three test files illustrating <ul style="list-style-type: none"> <li>- A base test that performs common functions for all tests</li> <li>- Directed transaction generation</li> <li>- Random transaction generation</li> </ul> </li> </ul>
tb_ahb_svt_uvm_intermediate_sys	Intermediate	Not yet supported
tb_ahb_svt_uvm_advanced_sys	Advanced	Not yet supported

## 5.2 Installing and Running the Examples

Following are the steps for installing and running the example `tb_ahb_svt_uvm_basic_sys`. Similar steps are also applicable for other examples:

1. Install the example using the following command line:

```
% cd <location where example is to be installed>
```

```
% mkdir design_dir <provide any name of your choice>
```

```
% $DESIGNWARE_HOME/bin/dw_vip_setup -path ./design_dir -e  
amba_svt/tb_ahb_svt_uvm_basic_sys -svtb
```

The example would get installed under:

```
<design_dir>/examples/sverilog/amba_svt/tb_ahb_svt_uvm_basic_sys
```

2. Use either one of the following to run the testbench:

a. Use the Makefile:

Three tests are provided in the "tests" directory.

The tests are:

- ✧ ts.base\_test.sv
- ✧ ts.directed\_test.sv
- ✧ ts.random\_wr\_rd\_test.sv

For example, to run test ts.directed\_test.sv, do the following:

```
gmake USE_SIMULATOR=vcsvlog directed_test WAVES=1
```

Invoke "gmake help" to show more options.

b. Use the sim script:

For example, to run test ts.random\_wr\_rd\_test.sv, do the following:

```
./run_ahb_svt_uvm_basic_sys -w random_wr_rd_test vcsvlog
```

Invoke "./run\_ahb\_svt\_uvm\_basic\_sys -help" to show more options.

For more details of installing and running the example, refer to the README file in the example, located at:  
\$DESIGNWARE\_HOME/vip/svt/amba\_svt/latest/examples/sverilog/tb\_ahb\_svt\_uvm\_basic\_sys/README

or

```
<design_dir>/examples/sverilog/amba_svt/tb_ahb_svt_uvm_basic_sys/README
```

### 5.2.1 Defines for Increasing Number of Masters and Slaves

The default max number of masters and slaves that can be used in an ahb\_system\_env is 16. This can be increased up to a maximum value of 128. To use more than 16 masters and slaves in an AHB system, you need to define the macros +define+SVT\_AHB\_MAX\_NUM\_MASTERS\_<value>,  
+define+SVT\_AHB\_MAX\_NUM\_SLAVES\_<value>.

For example:

To use 100 AHB masters and 100 AHB slaves in a single AHB system env:

1. Add compile time options "+define+SVT\_AHB\_MAX\_NUM\_MASTERS\_100  
+define+SVT\_AHB\_MAX\_NUM\_SLAVES\_100"
2. In the VIP configuration, do:

```
svt_ahb_system_configuration::num_masters=100;  
svt_ahb_system_configuration::num_slaves=100;
```

### 5.2.2 Support for UVM version 1.2

While using UVM 1.2, note the below requirements:

- ✧ When using VCS version H-2013.06-SP1 and lower versions, you must define the USE\_UVM\_RESOURCE\_CONVERTER macro. This macro is not required to be defined with VCS version I-2014.03-SP1 and higher versions.

- ❖ It is not required to define the `UVM_DISABLE_AUTO_ITEM_RECORDING` macro.

## 5.3 Common Clock Mode

This section explains the user interface and use model to use different clock sources for different master and slave components in an AHB system.

The following attribute has been provided for user interface:

- ❖ `svt_ahb_system_configuration::common_clock_mode`

Data type: bit

Random Attribute: No

Default value: 1'b1

This attribute indicates whether a common clock should be used for all the components in the AHB system or not.

When `svt_ahb_system_configuration::common_clock_mode` attribute is set to 1:

- ❖ This mode is to be used if all AHB VIP components within AHB System VIP component are expected to run on the same clock.
- ❖ A common clock supplied to the top level interface is used for all the AHB masters, slaves and bus VIP components within the AHB system VIP component.
  - ◆ `svt_ahb_if::hclk` is the top level interface clock signal to be connected to the clock source. The same will be automatically used as clock signal for all the master and slave sub interfaces.

When `svt_ahb_system_configuration::common_clock_mode` attribute is set to 0:

- ❖ This mode is useful when some AHB VIP components need to run at different clocks.
- ❖ The user needs to supply separate clock to each of the AHB VIP components through the component interface.
  - ◆ `svt_ahb_master_if::hclk` and `svt_ahb_slave_if::hclk` are the port specific clock signals to be connected to respective clock sources.

### Clock Source for System Level Components

There are certain components within AHB System VIP component which always need `svt_ahb_if::hclk` signal. These are AHB System Monitor (`svt_ahb_system_monitor`) and AHB Bus VIP component (`svt_ahb_bus_env`).

For AHB system monitor to function correctly, `svt_ahb_if::hclk` should be connected to the fastest clock in the system.



**Note** AHB Bus VIP does not support different clock frequencies on different ports.

### Use Model for Separate Clock Sources



## ❖ Configuration

Set `svt_ahb_system_configuration::common_clock_mode` to 0 in SVT AHB system configuration object.

```
ahb_sys_cfg.common_clock_mode = 0;
```

## ❖ Connecting separate clock sources

Consider an example AHB system with one master M0 and one slave S0. The `top.sv` file can look like this:

```
svt_ahb_if ahb_if;
bit SystemClock_m0;
bit SystemClock_s0;

// Generate clock sources for M0, S0
assign SystemClock_m0 = SystemClock;
assign #1 SystemClock_s0 = SystemClock;

// If the system monitor is enabled
assign ahb_if.hclk = SystemClock;

// Assign separate clocks to M0, S0 interfaces
assign ahb_if.master_if[0].hclk = SystemClock_m0;
assign ahb_if.slave_if[0].hclk = SystemClock_s0;
```

## 5.4 Why the User Needs to Disable Auto Item Recording

If you are using AHB UVM or AXI UVM Verification IP, you need to define a macro named `UVM_DISABLE_AUTO_ITEM_RECORDING`. This section describes why this macro needs to be defined, and what are its implications if a user defined driver and sequencer also exist in the same environment.

AXI and AHB protocols are pipelined protocols. In pipelined protocols, driver needs to initiate the next transaction before the previous transaction completes. Thus, the VIP driver indicates `seq_item_port.item_done()` much before the transaction is completed on the bus, so that the sequencer can provide next sequence item to the driver. Driver does not wait for a transaction to complete before calling `seq_item_port.item_done()`.

For AXI, `seq_item_port.item_done()` is called as soon as the driver accepts a transaction from the sequencer. For AHB, `seq_item_port.item_done()` is called when penultimate beat address of the current transaction is accepted by the slave. The VIP explicitly marks end of transaction when the transaction actually completes on the interface, instead of letting UVM do it. Hence, VIP needs to define `UVM_DISABLE_AUTO_ITEM_RECORDING` macro.

If the environment contains a user defined driver/sequencer, and the macro `UVM_DISABLE_AUTO_ITEM_RECORDING` is defined, user needs to make sure that the driver explicitly marks end of transaction when transaction actually completes on the interface. For example, for a non-pipelined protocol, user can call `req.end_tr()` in the driver code after calling `seq_item_port.item_done()`, assuming that `seq_item_port.item_done()` is called only after the transaction is complete. Alternatively, user can call `req.end_tr()` in the corresponding sequence, after the sequence unblocks based on `seq_item_port.item_done()`.

For pipelined protocol, user needs to wait till the transaction is complete on the bus, before calling `req.end_tr()`.

Code snippet of the driver (assuming non-pipelined protocol):

```
seq_item_port.item_done();
```

```
req.end_tr();
```

Code snippet of the sequence (assuming non-pipelined protocol):

```
`uvm_do(req);
req.end_tr();
```



### Note

VIPs for pipelined and non-pipelined protocols are designed to work correctly when UVM\_DISABLE\_AUTO\_ITEM\_RECORDING macro is defined.

## 5.5 Support for TLM Generic Payload

The AHB VIP supports TLM Generic Payload feature where the user can develop sequences based on the `uvm_tlm_generic_payload` transaction type. The AHB VIP then maps these Generic Payload sequences into AHB specific sequences.

### 5.5.1 Generating TLM Generic Payload Stimulus

By default, AHB stimulus is generated using `svt_ahb_master_transaction` sequence items in the AHB master agent sequencer. The bus-agnostic stimulus can be generated using `uvm_tlm_generic_payload` sequence items.

You can enable this functionality by setting the `svt_ahb_master_configuration::use_tlm_generic_payload` to `TRUE` for the corresponding AHB master before that agents `build_phase` is executed.

```
function void my_env::build_phase(uvm_phase phase);
    super.build_phase(phase);

    cfg.master_cfg[1].use_tlm_generic_payload = 1;
    uvm_config_db#(svt_ahb_system_configuration)::set(this,
                                                    "ahb_env",
                                                    "cfg", cfg);

    ahb_env = ahb_system_env::type_id::create("ahb_env", this);
endfunction
```

Enabling this functionality causes the instantiation of `svt_ahb_tlm_generic_payload_sequencer` in the `svt_ahb_master_agent::tlm_generic_payload_sequencer` property and the execution of a layering sequence on the AHB master transaction sequencer. The layering sequence pulls generated TLM generic payload sequence items from the generic payload sequencer, maps them to one or more AHB master transactions, and executes them on the driver. The layering sequence executes with a normal priority.

It is still possible to execute normal AHB master transaction sequences on the AHB master transaction sequencer, in parallel with the TLM generic payload layering sequence.

The response from the execution of the generic payload item is annotated in the generic payload sequence item itself. It is valid only when the completed generic payload sequence item is returned by the `uvm_sequence::get_response()` method.

```
class my_gp_seq extends uvm_sequence#(uvm_tlm_generic_payload);
...
task body();
    `uvm_create(req);
    req.set_command(UVM_TLM_READ_COMMAND);
    req.set_address('h123456789);
    req.set_length(64);
```

```
`uvm_send(req);
get_response(rsp);
if (rsp.is_response_ok()) begin
    // gp.m_data[] is now valid
end
endtask
endclass
```

The TLM generic payload sequence items are mapped into one or more AHB master transactions that implement the semantics of the Generic Payload transaction, as defined by the TLM 2.0 standard. It is not possible to generate all possible AHB master transactions from generic payload stimulus.

By default, generic payload WRITE and READ commands are mapped to WRITE and READ AHB INCR burst transactions respectively, with individual transfer size matching the configured port size. In case different AHB transactions are required, the generic payload sequence item must be annotated with an instance of the `svt_amba_pv_extension` generic payload extension.

```
class my_gp_seq extends uvm_sequence#(uvm_tlm_generic_payload);
...
task body();
    svt_amba_pv_extension    pv;

    `uvm_create(req);
    pv = new("pv");
    req.set_extension(pv);
    ...
    pv.set_size(1);
    pv.set_length(64);

    `uvm_send(gp);
endtask
endclass
```

The various attributes of the AMBA PV extension can be set to specify the characteristics of the AHB transaction(s) used to implement the annotated generic payload transaction. Should the annotation be present, it will be further annotated with the relevant response from the execution of the AHB transactions.

## 5.5.2 Mapping TLM Generic Payload to AHB Master Transactions

It is possible to map the operations described using generic payload transactions into one or more valid AHB transactions. If the generic payload transactions cannot be mapped to valid AHB transactions, an error is issued and the `UVM_TLM_INCOMPLETE_RESPONSE` status is returned.

The generic payload transactions are mapped to AHB transactions according to the generic payload semantics. Therefore, it is not possible to create all possible AHB transactions from the generic payload stimuli.

The `uvm_tlm_generic_payload` sequence items optionally annotated with `svt_amba_pv_extension` can be mapped to `svt_ahb_master_transaction` instances by ensuring the following:

1. All data bytes must be enabled
2. The specified burst size must be 1, 2, 4, 8, 16, 32, 64 or 128, but must be less than or equal to the data bus width.
3. The specified burst length must be a minimum of 1 and a maximum of 16.
4. If a WRAP burst type is specified, the specified burst length must be 4, 8 or 16.

5. The address of a burst may not cross a 1kB boundary.

The `uvm_tlm_generic_payload` sequence item field and the optional field `svt_ahb_pv_extension` are mapped to the randomized `svt_ahb_master_transaction` as specified in [Table 5-2](#). All other properties are randomized.

**Table 5-2**

Generic Payload	AHB PV Extension / Default	AHB SVT Transaction
<code>get_command()</code>		<code>xact_type</code>
<code>get_address()</code>		<code>addr</code>
	<code>F(get_burst(), get_length()) / INCR</code>	<code>burst_type</code>
	<code>get_size() / cfg.data_width</code>	<code>burst_size</code>
	<code>get_length() / computed</code>	<code>num_incr_beats</code>
<code>get_data()</code>		<code>data</code>
	<code>is_instruction() / DATA_ACCESS</code>	<code>prot0_type</code>
	<code>is_privileged() / USER</code>	<code>prot1_type</code>
	<code>is_bufferable() / NO</code>	<code>prot2_type</code>
	<code>is_cacheable / NO</code>	<code>prot3_type</code>
	<code>is_locked() / UNLOCKED</code>	<code>lock</code>
<code>randomized</code>		<code>control_huser</code>
<code>randomized</code>		<code>num_busy_cycles</code>

### 5.5.3 Connecting a TLM 2.0 Master

By default, TLM generic payload stimulus is generated using SystemVerilog sequences in the AHB master agent generic payload sequencer. If the TLM generic payload transactions are created by an ARM FastModel or a TLM interconnect model written in SystemC, it is possible to connect the AHB master agent to a TLM master or bridge.

This functionality must be enabled by setting the `svt_ahb_master_configuration::use_pv_socket` to `TRUE` for the corresponding AHB master before that node's `build_phase` is executed.

```
function void my_env::build_phase(uvm_phase phase);
    super.build_phase(phase);

    cfg.master_cfg[1].use_pv_socket = 1;
    uvm_config_db#(svt_ahb_system_configuration)::set(this,
                                                    "ahb_env",
                                                    "cfg", cfg);

    ahb_env = ahb_system_env::type_id::create("ahb_env", this);
endfunction
```

Enabling this functionality implies the enabling of TLM generic payload stimulus (see Section 5.5.2). Enabling this functionality causes the instantiation of `uvm_tlm_b_target_socket` interface in the `svt_ahb_master_agent::b_fwd` property.

### 5.5.4 Connecting a TLM 2.0 Slave

As Reactive agent, the sequence `svt_ahb_slave_tlm_response_sequence` in AHB Slave agent sequencer translates slave transactions into corresponding AMBA-PV extended TLM Generic Payload Transactions.

This is applicable for TLM generic payload transactions created by an ARM Fast model or a TLM Slave model written in SystemC or SystemVerilog, connects the AHB Slave agent to a TLM Slave.

The AMBA VIP provides the sockets required for connecting the AHB Slave agent component to the TLM slave.

When the TLM Slave is implemented in SystemC, it is recommended to connect the socket on the Slave to the socket on the VIP using UVM connect or VCS/TLI and convert AMBA PV SystemVerilog transactions to AMBA PV SystemC transactions.



#### Note

Support for TLM GP in the AHB slave is through sockets. Therefore, the configuration attribute `svt_ahb_configuration::use_pv_socket` must be set to 1 to enable TLM GP at the slave for the corresponding AHB Slave, prior to the execution of the `build_phase`.

```
function void my_env::build_phase(uvm_phase phase);
    super.build_phase(phase);
    cfg.slave_cfg[0].use_pv_socket = 1;
    uvm_config_db#(svt_axi_system_configuration)::set(this,
        "ahb_env",
        "cfg", cfg);
    ahb_env = ahb_system_env::type_id::create("ahb_env", this);
endfunction
```

Enabling this functionality causes the instantiation of an `uvm_tlm_b_initiator_socket` interface in the `svt_ahb_slave_agent::resp_socket` property.

For demonstration of the usage for AHB, see the `ts.amba_pv_test.sv` test within the `tb_ahb_svt_uvm_basic_sys` example.

## 5.6 VIP configuration while using bus VIP, multiple masters (VIPs, DUTs), multiple slaves (VIPs and DUTs)

While using a bus VIP, two master VIPs, two master DUTs, two slave VIPs, and two slave DUTs, the configuration is as follows:

```
num_masters=5;
```



#### Note

One dummy master built-in to bus VIP, two VIP masters configured as active to drive the stimulus and two master VIPs configured in passive mode connected across the master DUTs

```
num_slaves=5;
```



**Note** One default slave built-in to bus VIP, two slave VIPs configured as active to respond to transactions, and two slave VIPs configured in passive mode to monitor the slave DUTs

```
use_bus=1;
```



**Note** This will create an instance of bus VIP inside the `system_env`

```
create_sub_cfgs(5,5,5,5);
dummy_master=0;
default_master=0;
```



**Note** Can be configured as 1 also

```
default_slave=0;
system_monitor_enable=1;
```



**Note** If you want to use a system monitor

```
set_addr_range(1, vip1_start_addr, vip1_end_addr);
set_addr_range(2, vip2_start_addr, vip2_end_addr);
set_addr_range(3, dut1_start_addr, dut1_end_addr);
set_addr_range(4, dut2_start_addr, dut2_end_addr);
```

```
create_sub_cfgs(num_masters, num_slaves, num_bus_masters, num_bus_slaves);
```

The requirement for `num_masters` must be equal to `num_bus_masters`. `num_slaves` must be equal to `num_bus_slaves`. Thus, we need to create a passive VIP agent for each of the DUT components.

## 5.6.1 Using AHB VIP in Lite Mode

### 5.6.1.1 Verifying AHB Lite Slave DUT using master VIP

#### 5.6.1.1.1 Configuration

All connections are required to be done explicitly, so you must define `SVT_AHB_DISABLE_IMPLICIT_BUS_CONNECTION` compile time macro.

You must set the following configurations in the extended `svt_ahb_system_configuration` class:

1. To set it to AHB lite mode, you must set the config:
 

```
this.ahb_lite = 1;
```
2. To connect Master VIP to Slave DUT, do the following cfg settings of 1 master and 0 slave:


```
this.create_sub_cfgs(1,0);
this.num_masters = 1;
```

```
this.num_slaves = 0;
```

### 5.6.1.1.2 Example

The example shown in [Figure 5-1](#) contains one Master VIP and Slave DUT in AHB lite mode.

**Figure 5-1 Connection of VIP Master with Slave DUT**



```
// Interface Signals connections
assign dut_s.haddr = ahb_if.master_if[0].haddr ;
assign dut_s.htrans = ahb_if.master_if[0].htrans ;
assign dut_s.hsize = ahb_if.master_if[0].hsize ;
assign dut_s.hburst = ahb_if.master_if[0].hburst;
assign dut_s.hwdata = ahb_if.master_if[0].hwdata;
assign dut_s.hwrite = ahb_if.master_if[0].hwrite;

assign ahb_if.master_if[0].hresp = dut_s.hresp;
assign ahb_if.master_if[0].hready = dut_s.hready;
assign ahb_if.master_if[0].hrdata = dut_s.hrdata;
```

## 5.6.2 Verifying AHB Lite Master DUT using Slave VIP

### 5.6.2.1 Configuration

All connections are required to be done explicitly, so you must define `SVT_AHB_DISABLE_IMPLICIT_BUS_CONNECTION` compile time macro.

You must set the following configurations in the extended `svt_ahb_system_configuration` class:


1. To set it to AHB lite mode, you must set the config:
2. To connect Slave VIP to Master DUT, do the following cfg settings of 0 master and 1 slave:

```
this.ahb_lite = 1;
```

```
this.create_sub_cfgs(0,1);
this.num_masters = 0;
this.num_slaves = 1;
```

### 5.6.2.2 Example

The example shown in [Figure 5-2](#) contains one Slave VIP and Master DUT in AHB lite mode.

**Figure 5-2 Connection of Master DUT to Slave VIP**

```
// Interface signals connections
assign ahb_if.slave_if[0].haddr      = dut_m.haddr;
assign ahb_if.slave_if[0].htrans    = dut_m.htrans;
assign ahb_if.slave_if[0].hsize     = dut_m.hsize;
assign ahb_if.slave_if[0].hburst    = dut_m.hburst;
assign ahb_if.slave_if[0].hwddata   = dut_m.hwddata;
assign ahb_if.slave_if[0].hwwrite   = dut_m.hwwrite;
assign ahb_if.slave_if[0].hready_in = dut_m.hready;

assign dut_m.hresp                  = ahb_if.slave_if[0].hresp,
assign dut_m.hready_resp            = ahb_if.slave_if[0].hready,
assign dut_m.hrdata                 = ahb_if.slave_if[0].hrdata,
```

## 5.7 Support for AHB5 Features

AHB VIP supports the following AHB5 features:

- ❖ Multiple Slave select Signal
- ❖ Data Bus Endianness
- ❖ Secure transfers
- ❖ Memory type

To use all these features, user has to set the system configuration parameter `ahb5` to 1 in the extended `svt_ahb_system_configuration` class.



### Note

Note that if you are using AHB5 feature, you need to define the macro `SVT_AHB5_ENABLE` in `svt_ahb_user_defines.svi` files. Refer to section [Overriding System Constants](#) for details on how to define a macro through user defines file.

### 5.7.1 Multiple Slave Select Signal

A single slave interface is permitted to support multiple slave select, `HSELx`, signals. Each `HSELx` signal corresponds to a different decode of the higher order address bits.



This permits a single slave interface to provide multiple logical interfaces, each with a different location in the system address map. The minimum address space that can be allocated to a logical interface is 1KB. This approach removes the need for a slave to support the address decode to differentiate between the logical interfaces.

The new hsel signal is added to the AHB Bus interface

1. The Multiple Slave select signal in svt\_ahb\_if interface block:

```
logic [('SVT_AHB_MAX_HSEL_WIDTH -1) :0] hsel [('SVT_AHB_MAX_NUM_SLAVES -1):0];
```

2. The Multiple Slave select signal in svt\_ahb\_slave\_if interface block:

```
logic [('SVT_AHB_MAX_HSEL_WIDTH -1) :0] hsel;
```

To make use of Multiple Slave Select Signal, the following System configuration parameter has been added in svt\_ahb\_system\_configuration class

- ❖ ahb5
- ❖ multi\_hsel\_enable
- ❖ multi\_hsel\_width

For more information on this parameters, please refer the AHB class reference html.

A new method set\_hsel\_addr\_range is added to define the range of address for each multiple select signal for a given selected slave. This method is added in svt\_ahb\_slave\_addr\_range class.

Address map for each selected slave components is declared with help of hsel\_ranges[], set\_hsel\_addr\_range() functions.

### Use Model:

```
`define SVT_AHB_MAX_HSEL_WIDTH 10

class cust_svt_ahb_system_configuration extends svt_ahb_system_configuration;
    /** Constructor. Also Assign the Common configuration parameters for all topologies.
    */
    function new(string str="cust_svt_ahb_system_configuration");
        super.new(str);
        this.use_bus = 1;
        this.system_monitor_enable = 1;
        this.num_masters = 3;
        this.num_slaves = 3;
        this.ahb_lite = 0;
        this.ahb5 = 1;
        this.default_slave = 0;

        this.multi_hsel_enable = new[this.num_slaves] (this.multi_hsel_enable);
        for(int i=0; i< this.num_slaves; i++) begin
            if(i==0) begin
                this.multi_hsel_enable[i] = 0;
            end
            else begin
                this.multi_hsel_enable[i] = 1;
            end
        end

        this.multi_hsel_width = new[6] (this.multi_hsel_width);
        //Slave 0 does not have multiple select signals
        this.multi_hsel_width[0] = 1;
```

```

// Slave 1 having 6 Select signals
this.multi_hsel_width[1] = 6;
//Slave 2 having 3 select signals
this.multi_hsel_width[2] = 3;

/** Create port configurations */
this.create_sub_cfgs(this.num_masters,
this.num_slaves,this.num_masters,this.num_slaves);

/** Set necessary configuration parameter for each master and slave configuration */
for (int i=0; i<this.num_masters; i++) begin
    this.master_cfg[i].addr_width = 32;
    this.master_cfg[i].data_width = 32;
end
for (int i=0; i<this.num_slaves; i++) begin
    this.slave_cfg[i].addr_width = 32;
    this.slave_cfg[i].data_width = 32;
end

/** Set mode */
this.master_cfg[1].is_active = 1;
this.slave_cfg[1].is_active = 1;

this.master_cfg[2].is_active = 1;
this.slave_cfg[2].is_active = 1;

/** define the Slave address range */
this.set_addr_range(1,32'h0200_0000,32'h0300_FFFF);
this.set_addr_range(2,32'h0a00_0000,32'h0b00_FFFF);

/** define the Multiple Select Signal Address range with a Slave 1 */
this.slave_addr_ranges[1].hsel_ranges = new[6]
(this.slave_addr_ranges[1].hsel_ranges);
foreach(this.slave_addr_ranges[1].hsel_ranges[i]) begin
    case(i)
        0:this.slave_addr_ranges[1].set_hsel_addr_range(0,32'h0200_0001,32'h0200_00FF);
        1:this.slave_addr_ranges[1].set_hsel_addr_range(1,32'h0200_0100,32'h0200_0FFF);
        2:this.slave_addr_ranges[1].set_hsel_addr_range(2,32'h0200_1000,32'h0200_FFFE);
        3:this.slave_addr_ranges[1].set_hsel_addr_range(3,32'h0300_0001,32'h0300_00FF);
        4:this.slave_addr_ranges[1].set_hsel_addr_range(4,32'h0300_0100,32'h0300_0FFF);
        5:this.slave_addr_ranges[1].set_hsel_addr_range(5,32'h0300_1000,32'h0300_FFFE);
    endcase
end

/** define the Multiple Select Signal Address range with a Slave 1 */
this.slave_addr_ranges[2].hsel_ranges = new[3]
(this.slave_addr_ranges[2].hsel_ranges);
foreach(this.slave_addr_ranges[2].hsel_ranges[i]) begin
    case(i)
        0:this.slave_addr_ranges[2].set_hsel_addr_range(0,32'h0a00_0001,32'h0a00_00FF);
        1:this.slave_addr_ranges[2].set_hsel_addr_range(1,32'h0a00_0100,32'h0a00_FFFF);
        2:this.slave_addr_ranges[2].set_hsel_addr_range(2,32'h0b00_1000,32'h0b00_FFFE);
    endcase
end
endfunction // new
endclass

```

## 5.7.2 Data Bus Endianness

AHB5 introduces the Endian property to define which form of byte-invariant big-endian data access is supported.

The use of byte-invariant big-endian data structures simplifies accessing a mixed-endian data structure in a single memory space.

Using byte-invariant big-endian and little-endian means that, for any multi-byte element in a data structure:

- ❖ The element uses the same continuous bytes of memory, regardless of the endianness of the data.
- ❖ The endianness determines the order of those bytes in memory, meaning it determines whether the first byte in memory is the MS byte or the LS byte of the element.
- ❖ Any byte transfer to a given address passes the eight bits of data on the same data bus wires to the same address location, regardless of the endianness of any data element of which the byte is a part.

Two approaches to big-endian data storage are supported as follows:

- ❖ BE8 Byte-invariant big-endian:

The term, byte-invariant big-endian, is derived from the fact that a byte access (8-bit) uses the same data bus bits as a little-endian access to the same address.

When larger byte-invariant big-endian transfers occur, data is transferred such that:

- ◆ The MS byte is transferred to the transfer address.
  - ◆ Decreasingly significant bytes are transferred to sequentially incrementing addresses
- ❖ BE32 Word-invariant big-endian:
- The term, word-invariant big-endian, is derived from the fact that a word access (32-bit) uses the same data bus bits for the Most Significant (MS) and the Least Significant (LS) bytes as a little-endian access to the same address.

For half word and word transfers using word-invariant big-endian, data is transferred such that:

- ❖ The most significant byte is transferred to the transfer address.
- ❖ Decreasingly significant bytes are transferred to sequentially incrementing addresses.

For transfers larger than a word using word-invariant big-endian, data is split into word size blocks:

- ❖ The least significant word is transferred to the transfer address.
- ❖ Increasingly significant words are transferred to incrementing addresses.

To make use of Data Bus Endianness property, the following configuration parameter has been added in `svt_ahb_configuration` class.

- ❖ `ahb5`
- ❖ `invariant_mode`

For more information on this parameters, see the AHB class reference [html](#).

### USE model:

```
class cust_svt_ahb_system_configuration extends svt_ahb_system_configuration;
    /** Constructor. Also Assign the Common configuration parameters for all
    topologies. */
    function new(string str="cust_svt_ahb_system_configuration");
```

```

        super.new(str);
        this.use_bus = 1;
        this.system_monitor_enable = 1;
        this.num_masters = 3;
        this.num_slaves = 3;
        this.ahb_lite = 0;
        this.ahb5 = 1;
        this.little_endian = 0; //Reconfiguring to set to big-endian format
        this.default_slave = 0;

        /** Create port configurations */
        this.create_sub_cfgs(this.num_masters,
        this.num_slaves, this.num_masters, this.num_slaves);

        /** Set necessary configuration parameter for each master and slave configuration */
        for (int i=0; i<this.num_masters; i++) begin
            this.master_cfg[i].addr_width = 32;
            this.master_cfg[i].data_width = 32;
            this.master_cfg[i].invariant_mode = svt_ahb_configuration::BYTE_INVARIANT;
        end
        for (int i=0; i<this.num_slaves; i++) begin
            this.slave_cfg[i].addr_width = 32;
            this.slave_cfg[i].data_width = 32;
            this.slave_cfg[i].invariant_mode = svt_ahb_configuration::WORD_INVARIANT;
        end

        /** Set mode */
        this.master_cfg[1].is_active = 1;
        this.slave_cfg[1].is_active = 1;

        this.master_cfg[2].is_active = 1;
        this.slave_cfg[2].is_active = 1;

        /** define the Slave address range */
        this.set_addr_range(1, 32'h0200_0000, 32'h0300_FFFF);
        this.set_addr_range(2, 32'h0a00_0000, 32'h0b00_FFFF);
    endclass

```

### 5.7.3 Secure Transfer

Secure transfer property is introduced in AHB VIP by adding the signal "hnonsec" to interface and corresponding variable "nonsec\_trans" in the svt\_ahb\_transaction.sv class.

svt\_ahb\_transaction::nonsec\_trans variable is of enum type, with 2 enum values are declared as below

- ❖ 'NONSECURE\_TRANSFER' with value 1
- ❖ 'SECURE\_TRANSFER' with value 0.

By default svt\_ahb\_transaction::nonsec\_trans is set to enum value 'NONSECURE\_TRANSFER' by default indicating that secure transfer feature not available and if needed set to 'SECURE\_TRANSFER'.

To make use of secure transfer property, the following configuration parameter has been added in svt\_ahb\_configuration class.

- ❖ secure\_enable

For more information on this parameter, see the AHB class reference html.

## Configuration Settings Required for Secure Transfer

User has to set the following configurations in the extended `svt_ahb_system_configuration` class:

```
this.slave_cfg[0].secure_enable = 1;  
this.master_cfg[0].secure_enable = 1;
```

### 5.7.4 Memory Type

AHB5 defines extended memory types. To support the additional memory types defined in AHB5, HPROT signal needs to be 7-bit wide. The width of HPROT signal gets programmed to 7 bit when the compile time macro `SVT_AHB5_ENABLE` is defined.

The following configuration parameters support this feature:

- ❖ `svt_ahb_system_configuration::ahb5`
- ❖ `svt_ahb_configuration::extended_mem_enable`
- ❖ `svt_ahb_bus_configuration::bus_extended_mem_enable`

For more information on these parameters, see the AHB class reference html documentation.

Code snippets to enable this feature are:

```
// Add following line in the class extended from svt_ahb_system_configuration  
this.ahb5 = 1;  
  
// Set the configuration parameter for master and slave VIP components which need to  
// support this feature  
for (int i=0; i< this.num_masters; i++) begin  
    this.master_cfg[i].extended_mem_enable = 1;  
end  
  
for (int i=0; i<this.num_slaves; i++) begin  
    this.slave_cfg[i].extended_mem_enable = 1;  
end  
  
// If you use AHB Bus VIP component, add below line in the class extended from  
// svt_ahb_system_configuration  
this.bus_cfg.bus_extended_mem_enable = 1;
```

## 5.8 Steps to Integrate the UVM\_REG With AHB VIP

The following are the steps to integrate the `uvm_reg` flow with AHB Master Agent:

1. Generate the System Verilog file for the register definition, using the `ralgen` utility.  
`ralgen -uvm -t <ahb_regmodel> <>.ralf` will generate a System Verilog file with register definition.
2. Instantiate and create the RAL/`uvm_reg` model in the `uvm_env` and pass that handle to the AHB Master agent.

```
// Declare RAL model.  
ral_sys_slave regmodel;  
  
virtual function void build_phase(uvm_phase phase);  
    super.build_phase(phase);  
  
    ..
```

```

/** Check if regmodel is passed to env if not then create and lock it. */
if (regmodel == null) begin
    regmodel = ral_sys_slave::type_id::create("regmodel");
    regmodel.build();
    regmodel.set_hdl_path_root(hdl_path);
    `uvm_info("build_phase", "Reg Model created", UVM_LOW)
    regmodel.lock_model();
end

uvm_config_db#(uvm_reg_block)::set(this, "ahb_system_env.master[0]",
    "ahb_regmodel", regmodel);
..
endfunction : build_phase

```

3. Call the `reset()` function of the `regmodel` from the `reset_phase` of `uvm_env`.

```

// Reset the register model
task reset_phase(uvm_phase phase);
phase.raise_objection(this, "Resetting regmodel");
regmodel.reset();
phase.drop_objection(this);
endtask

```

4. To enable the `uvm_reg` adapter of the AHB Master agent, user need to do the following  
Set the `uvm_reg_enable`, `svt_ahb_master_configuration` attribute to one for the desired AHB Master agent.

```
this.master_cfg[i].uvm_reg_enable=1;
```

5. Modify the `uvm_reg` tests if required, and execute them.

The complete example is available in the VIP installation (`tb_ahb_svt_uvm_basic_ral_sys`).



**Note** Download the example using the `dw_vip_setup_utility`.

## 5.9 Wait State Mechanisms

The following are the two types of mechanisms for Wait State:

- ❖ `svt_ahb_slave_transaction::num_wait_cycles` - programming it to insert the fixed number of wait states.
- ❖ `svt_ahb_slave_transaction::suspend_response` - is kept asserted till we need the wait states insertion and when de-asserted, the driving of response proceeds from slave driver code.







## 6

## Backward Compatibility

Certain changes were introduced in svt\_ahb\_if interface signals from AMBA SVT EA 1.48a onwards, for ease of use, which are not backwards compatible. This chapter provides the details of all such changes.

Following are the details of these changes:

- ❖ The common signals from the bus to all the masters and all slaves are added to svt\_ahb\_if with '\_bus' suffix.

- ◆ **Multiplexed Outputs to All Slaves**

These signals will be connected to corresponding slave interface input signals. [Table 6-1](#) shows the list of these signals:

**Table 6-1 Multiplexed Output Signals to All Slaves**

Multiplexed output signals of svt_ahb_if to all slaves	Implicitly connected corresponding input signals of svt_ahb_slave_if
haddr_bus	haddr
hburst_bus	hburst
hmaster_bus	hmaster
hmastlock_bus	hmastlock
hprot_bus	hprot
hsize_bus	hsize
htrans_bus	htrans
hwddata_bus	hwddata
hwrite_bus	hwrite
hready_bus	hready_in
control_huser_bus	control_huser

◆ Multiplexed Outputs to All Masters

These signals will be implicitly connected to corresponding master interface input signals.

**Table 6-2 Multiplexed Output Signals to All Masters**

Multiplexed output signals of svt_ahb_if to all masters	Implicitly connected corresponding input signal of svt_ahb_master_if
hrdata_bus	hrdata
hready_bus	hready
hresp_bus	hresp

- ❖ These respective '\_bus' signals are passed by svt\_ahb\_if onto an array of master and slave interfaces as applicable, so that the implicit connectivity happens between the bus signals and all connected master and slave corresponding input signals.

```
svt_ahb_master_if master_if[`SVT_AHB_MAX_NUM_MASTERS-1:0] (hclk,
                                                             hresetn,
                                                             hrdata_bus,
                                                             hready_bus,
                                                             hresp_bus);

svt_ahb_slave_if  slave_if[`SVT_AHB_MAX_NUM_SLAVES-1:0] (hclk,
                                                             hresetn,
                                                             haddr_bus,
                                                             hburst_bus,
                                                             hmaster_bus,
                                                             hmastlock_bus,
                                                             hprot_bus,
                                                             hsize_bus,
                                                             htrans_bus,
                                                             hwddata_bus,
                                                             hwrite_bus,
                                                             hready_bus,
                                                             control_huser_bus);
```

This helps when the VIP bus ENV is enabled such that there is an implicit connectivity among the master agents, slave agents and the bus ENV. Even when bus ENV is not used, still the bus signals can be used to minimize the number of connections in the test bench.

The test bench connectivity looks like as follows:

For Example:

You can observe that the "\_bus" signals are used in below port map, which replaced the corresponding master and slave interface input signals as mentioned in [Table 6-1](#) and [Table 6-2](#). In the following example, master 0 is active master, and slave 1 is active slave.

```
DW_ahb      u_DW_ahb (
.hclk      (ahb_if.hclk),
.hresetn   (ahb_if.hresetn),
/*master 1 side of ahb protocol interface signals*/
.haddr_m1  (ahb_if.master_if[0].haddr),
.hburst_m1 (ahb_if.master_if[0].hburst),
.hbusreq_m1(ahb_if.master_if[0].hbusreq),
.hlock_m1  (ahb_if.master_if[0].hlock),
.hsize_m1  (ahb_if.master_if[0].hsize),
.htrans_m1 (ahb_if.master_if[0].htrans),
.hwddata_m1(ahb_if.master_if[0].hwddata),
```

```
.hwrite_m1      (ahb_if.master_if[0].hwrite),
.hprot_m1       (ahb_if.master_if[0].hprot),
.hgrant_m1      (ahb_if.master_if[0].hgrant),
.hready         (ahb_if.hready_bus), // Earlier: ahb_if.master_if[0].hready
.hresp          (ahb_if.hresp_bus),  // Earlier: ahb_if.master_if[0].hresp
.hrdata         (ahb_if.hresp_bus),  // Earlier: ahb_if.master_if[0].hrdata

/*slave 1 side of ahb protocol interface signals*/
.hsplitt_s1     (ahb_if.slave_if[1].hsplitt),
.hrdata_s1      (ahb_if.slave_if[1].hrdata),
.hresp_s1       (ahb_if.slave_if[1].hresp),
.hready_resp_s1 (ahb_if.slave_if[1].hready),
.hsel_s1        (ahb_if.slave_if[1].hsel),
.haddr          (ahb_if.haddr_bus),   // Earlier: ahb_if.slave_if[1].haddr
.hburst         (ahb_if.hburst_bus),  // Earlier: ahb_if.slave_if[1].hburst
.hsize          (ahb_if.hsize_bus),   // Earlier: ahb_if.slave_if[1].hsize
.htrans         (ahb_if.htrans_bus),  // Earlier: ahb_if.slave_if[1].htrans
.hprot          (ahb_if.hprot_bus),   // Earlier: ahb_if.slave_if[1].hprot
.hwrite         (ahb_if.hwrite_bus),  // Earlier: ahb_if.slave_if[1].hwrite
.hwddata        (ahb_if.hwddata_bus), // Earlier: ahb_if.slave_if[1].hwddata
.hmaster        (ahb_if.hmaster_bus), // Earlier: ahb_if.slave_if[1].hmaster
.hmastlock      (ahb_if.hmastlock_bus) // Earlier: ahb_if.slave_if[1].hmastlock
);

assign ahb_if.slave_if[1].hready_in = ahb_if.hready_bus; // Earlier:
                                         ahb_if.master_if[0].hready
```

- ❖ If the master VIP agent and slave VIP agent are connected back to back without any module in between, then such usage also needs similar update for all the signals highlighted above. The same applies to all such signals from master-to-slave and slave-to-master.

For Example,

Previous code: `assign ahb_if.master_if[0].hresp = ahb_if.slave_if[0].hresp`

Modified code: `ahb_if.hresp_bus = ahb_if.slave_if[0].hresp`



# A

## Reporting Problems

---

### A.1 Introduction

This chapter outlines the process for working through and reporting VIP transactor issues encountered in the field. It describes the data you must submit when a problem is initially reported to Synopsys. After a review of the initial information, Synopsys may decide to request adjustments to the information being requested, which is the focus of the next section. This section outlines the process for working through and reporting problems. It shows how to use Debug Automation to enable all the debug capabilities of any VIP. In addition, the VIP provides a case submittal tool to help you pack and send all pertinent debug information to Synopsys Support.

### A.2 Debug Automation

Every Synopsys model contains a feature called “debug automation”. It is enabled through *svt\_debug\_opts* plusarg. The Debug Automation feature allows you to enable all relevant debug information. The following are critical features of debug automation:

- ❖ Enabled by the use of a command line run-time plusarg.
- ❖ Can be enabled on individual VIP instances or multiple instances using regular expressions.
- ❖ Enables debug or verbose message verbosity:
  - ◆ The timing window for message verbosity modification can be controlled by supplying *start\_time* and *end\_time*.
- ❖ Enables at one time any, or all, standard debug features of the VIP:
  - ◆ Transaction Trace File generation
  - ◆ Transaction Reporting enabled in the transcript
  - ◆ PA database generation enabled
  - ◆ Debug Port enabled
  - ◆ Optionally, generates a file name *svt\_model\_out.fldb* when Verdi libraries are available

When the Debug feature is enabled, then all VIP instances that are enabled for debug will have their messages routed to a file named *svt\_debug.transcript*.

### A.3 Enabling and Specifying Debug Automation Features

Debug Automation is enabled through the use of a run-time plusarg named *+svt\_debug\_opts*. This plusarg accepts an optional string-based specification to control various aspects Debug Automation. If this

command control specification is not supplied, then the feature will default to being enabled on all VIP instances with the default options listed as follows:

Note the following about the plusarg:

- ❖ The command control string is a comma separated string that is split into the multiple fields.
- ❖ All fields are optional and can be supplied in any order.

The command control string uses the following format (white space is disallowed):

```
inst:<inst>,type:<string>,feature:<string>,start_time:<longint>,end_time:<longint>,verbosity:<string>
```

The following table explains each control string:

**Table A-1 Control Strings for Debug Automation plusarg**

Field	Description
inst	Identifies the VIP instance to apply the debug automation features. Regular expressions can be used to identify multiple VIP instances. If this value is not supplied, and if a type value is not supplied, then the debug automation feature will be enabled on all VIP instances.
type	Identifies a class type to apply the debug automation features. When this value is supplied then debug automation will be enabled for all instances of this class type.
feature	Identifies a sub-feature that can be defined by VIP designers to identify smaller grouping of functionality that is specific to that title. The definition and implementation of this field is left to VIP designers, and by default it has no effect on the debug automation feature. (Specific to VIP titles)
start_time	Identifies when the debug verbosity settings will be applied. The time must be supplied in terms of the timescale that the VIP is compiled. If this value is not supplied, then the verbosity settings will be applied at time zero.
end_time	Identifies when the debug verbosity settings will be removed. The time must be supplied in terms of the timescale that the VIP is compiled. If this value is not supplied, then the debug verbosity remains in effect until the end of the simulation.
verbosity	Message verbosity setting that is applied at the <code>start_time</code> . Two values are accepted in all methodologies: <code>DEBUG</code> and <code>VERBOSE</code> . UVM and OVM users can also supply the verbosity that is native to their respective methodologies ( <code>UVM_HIGH/UVM_FULL</code> and <code>OVM_HIGH/OVM_FULL</code> ). If this value is not supplied then the verbosity defaults to <code>DEBUG/UVM_HIGH/OVM_HIGH</code> . When this feature is enabled, then all VIP instances that are enabled for debug will have their messages routed to a file named <code>svt_debug.transcript</code> .

#### Examples:

Enable on all VIP instances with default options:

```
+svt_debug_opts
```

Enable on all instances:

- ❖ containing the string "endpoint" with a verbosity of `UVM_HIGH`
- ❖ starting at time zero (default) until the end of the simulation (default):

```
+svt_debug_opts=inst:/. *endpoint.*/,verbosity:UVM_HIGH
```

Enable on all instances:

- ❖ starting at time 1000 until time 1500:

```
+svt_debug_opts=start_time:1000,end_time:1500,verbosity:VERBOSE
```

Enable debug feature on all instances using default options:

- ❖ By setting the macro SVT\_DEBUG\_OPTS to 1 in the command line, the debug feature is enabled on all instances using default options. The macro will enable the XMLs and Trace files.

```
gmake <testname> SVT_DEBUG_OPTS=1 PA=FSDB
```



### Note

The SVT\_DEBUG\_OPTS option is available through the installed VIP examples, but if required, in customer environments, then a similar feature should be added to their environment.

The PA=FSDB option is available in public examples and is required to enable Verdi libraries, and that when this option is used, then the Debug Opts file will record VIP activity to a file named `svt_model_log.fsdb`.

In addition, the SVT Automated Debug feature will enable waveform generation to an FSDB file, if the Verdi libraries are available. When enabled this feature, it should cause the simulator to dump waveform information only for the VIP interfaces.

When this feature is enabled then all VIP instances that have been enabled for debug will have their messages routed to a file named `svt_debug.transcript`.

## A.4 Debug Automation Outputs

The Automated Debug feature generates a *svt\_debug.out* file. It records important information about the debug feature itself, and data about the environment that the VIPs are operating in. This file records the following information:

- ❖ The compiled timeunit for the SVT package
- ❖ The compiled timeunit for each SVT VIP package
- ❖ Version information for the SVT library
- ❖ Version information for each SVT VIP
- ❖ Every SVT VIP instance, and whether the VIP instance has been enabled for debug
- ❖ For every SVT VIP enabled for debug, a list of configuration properties that have been modified to enable debug will be listed
- ❖ A list of all methodology phases will be recorded, along with the start time for each phase

The following are the output files generated:

- ❖ *svt\_debug.out*: It records important information about the debug feature itself, and data about the environment that the VIPs are operating. One file is optionally created when this feature is enabled, depending on if the Verdi libraries are available.
- ❖ *svt\_debug.transcript*: Log files generated by the simulation run.
- ❖ *svt\_model\_log.fsdb*: Contains PA FSDB information (if the VIP supports this), and which contains other recorded activity. The additional information records signal activity associated with the VIP interface, TLM input (through SIPP ports), other TLM output activity, configurations applied to the VIP, and all callback activity (recorded by before and after callback execution).

## A.5 FSDB File Generation

To enable FSDB writing capabilities, the simulator compile-time options and environment must be updated to enable this. The steps to enable this are specific to the simulator being used (the {LINUX/LINUX64} label needs to be replaced based on the platform being used). The ability to write to an FSDB file requires that the user supplies the Verdi dumper libraries when they compile their testbench. If these are not supplied then the VIP will not be enabled to generate the *svt\_model\_log.fsdb* file.

### A.5.1 VCS

The following must be added to the compile-time command:

```
-debug_access
```

For more information on how to set the FSDB dumping libraries, see Appendix B section in *Linking Novas Files with Simulators and Enabling FSDB Dumping* guide available at:

```
$VERDI_HOME/doc/linking_dumping.pdf.
```

### A.5.2 Questa

The following must be added to the compile-time command:

```
+define+SVT_FSDB_ENABLE -pli novas_fli.so
```

### A.5.3 Incisive

The following must be added to the compile-time command:

```
+define+SVT_FSDB_ENABLE -access +r
```

## A.6 Initial Customer Information

Follow these steps when you call the Synopsys Support Center:

1. Before you contact technical support, be prepared to provide the following:
  - ◆ A description of the issue under investigation.
  - ◆ A description of your verification environment.

Enable the Debug Opts feature. For more information, see the [Debug Automation](#).

## A.7 Sending Debug Information to Synopsys

To help you debug testing issues, follow the given instructions to pack all pertinent debug information into one file which you can send to Synopsys (or to other users in your company):

1. Create a description of the issue under investigation. Include the simulation time and bus cycle of the failure, as well as any error or warning messages that are part of the failure.
2. Create a description of your verification environment. Assemble information about your simulation environment, making sure to include:
  - ◆ OS type and version
  - ◆ Testbench language (SystemVerilog or Verilog)
  - ◆ Simulator and version
  - ◆ DUT languages (Verilog)



3. Use the VIP case submittal tool to pack a file with the appropriate debug information. It has the following usage syntax:

```
$DESIGNWARE_HOME/bin/snps_vip_debug [-directory <path>]
```

The tool will generate a "<username>.<uniqid>.svd" file in the current directory. The following files are packed into a single file:

- ✧ FSDB
- ✧ HISTL
- ✧ MISC
- ✧ SLID
- ✧ SVTO
- ✧ SVTX
- ✧ TRACE
- ✧ VCD
- ✧ VPD
- ✧ XML

If any one of the above files are present, then the files will be saved in the "<username>.<uniqid>.svd" in the current directory. The simulation transcript file will not be part of this and it will be saved separately.

The -directory switch can be specified to select an alternate source directory.

4. You will be prompted by the case submittal tool with the option to include additional files within the SVD file. The simulation transcript files cannot be automatically identified and it must be provided during this step.
5. The case submittal tool will display options on how to send the file to Synopsys.

## A.8 Limitations

Enabling DEBUG or VERBOSE verbosity is an expensive operation, both in terms of runtime and disk space utilization. The following steps can be used to minimize this cost:

- ❖ Only enable the VIP instance necessary for debug. By default, the +svt\_debug\_opts command enables Debug Opts on all instances, but the 'inst' argument can be used to select a specific instance.
- ❖ Use the start\_time and end\_time arguments to limit the verbosity changes to the specific time window that needs to be debugged.

