

Control Signals Logic

By Sidhardh Burre

CS/ECE 2330 Digital Logic Design

February 27, 2021

Table of Contents


1 Problem Statement	1
2 Analytical Design.....	2
3 Numerical Verification	5
4 Summary	6

Table of Figures

Figure 1: Simple CPU Architecture.....	1
Figure 2: Logical Expressions for Control Signals Logic	3
Figure 3: Circuits for Control Signals Logic	4
Figure 4: Circuit for Z storage	4
Figure 5: Input Test Vectors	5
Figure 6: Test Results (Table).....	5
Figure 7: Test Results (Graph).....	6

1 Problem Statement

Design circuits to generate the control signals for the Central Processing Unit (CPU) architecture shown in Figure 1. The signals are listed in Table 1, and the arithmetic operations defined by F0 and F1 are listed in Table 2.



Signal	Type	Operation
R	Memory Control	Read from memory
W	Memory Control	Write to memory
C_{MAR}	Register Clock	Clock data into MAR
C_{MBR}	Register Clock	Clock data into MBR
C_{PC}	Register Clock	Clock data into PC
C_{IR}	Register Clock	Clock data into IR
C_{D0}	Register Clock	Clock data into D0
C_{ALU}	Register Clock	Clock data into ALU register
E_{MSR}	Bus Control	Enable data from memory onto system bus
E_{MBR}	Bus Control	Enable data from MBR onto system bus
E_{PC}	Bus Control	Enable data from PC onto system bus
E_{IR}	Bus Control	Enable data from IR onto system bus
E_{D0}	Bus Control	Enable data from D0 onto system bus
E_{ALU}	Bus Control	Enable data from ALU register onto system bus
F_0	ALU Control	Select ALU function, bit 0
F_1	ALU Control	Select ALU function, bit 1

Table 1: Simple CPU Control Signals

F_1	F_0	Operation
0	0	Add P to Q, $P + Q$
0	1	Subtract Q from P, $P - Q$
1	0	Increment Q, $Q + 1$
1	1	Decrement Q, $Q - 1$

Table 2: Arithmetic Functions Defined by F_0 and F_1

The table in Figure 2 provides the Register Transfer Level (RTL) operations, or microinstructions, which indicate the sequence of operations that must occur for a given instruction is not executed. The sequencing of these microinstructions occurs within the timing signals, T0-T7. For example, the 4 microinstructions associated with the fetch operation are:

- $MAR \leftarrow [PC]$: The content of the PC is loaded into the MAR
- $IR \leftarrow [MAR]$: The memory content at the address contained in MAR is loaded into the IR
- $ALU(Q) \leftarrow [PC]$: The content of the PC is provided as the Q input to the ALU
- $PC \leftarrow [ALU]$: The output of the ALU is then loaded into the PC

The logical expressions were analyzed to form the circuit schematic shown in Figure 3 and the Z value storage Figure 4.




Figure 4: Circuits for Control Signals Logic




Figure 5: Circuit for Z storage

Shown in Figure 4, Figure 5, and Figure 6 are the numerical verification results, where an extensive set of input test vectors (Figure 4) were applied to the circuit.

[illegible]

Figure 6: Input Test Vectors

✓ passed																																		
	Re...	Clo...	Load	Store	Add	Sub	Inc	Dec	Bra	Beq	T0	T1	T2	T3	T4	T5	T6	T7	Z	Read	Write	Cm...	Cmb...	Cpc	Cir	Cd0	Calu	Embl	Epc	Eir	Ed0	Ealu	F1	F0
L5	0	1	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	1	0	0	0	0	0
L6	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	1	0	0	0	0	0
L8	0	1	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0
L9	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0
L11	0	1	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	1	0	0	0	1	0
L12	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	1	0	0	0	1	0
L14	0	1	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	1	0	0
L15	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	1	0	0
L17	0	1	1	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	1	0	0	0	0	0	0	0	1	0	0	0	0
L18	0	0	1	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	1	0	0
L20	0	1	1	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	1	0	0	0	0	1	0	0	0	0	0	0	0	0
L21	0	0	1	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	1	0	0	0	0	1	0	0	0	0	0	0	0	0
L25	0	1	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	1	0	0	0	0	0
L26	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	1	0	0	0	0	0
L28	0	1	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	1	0	0	0	0	1	0	0	0	0	0	0	0	0	0
L29	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	1	0	0	0	0	1	0	0	0	0	0	0	0	0	0
L31	0	1	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	1	0	1	0	0	0	0	1	0
L32	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	1	0	1	0	0	0	0	1	0
L34	0	1	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	1	0	0
L35	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	1	0	1	0	0	0	0	0	0	1	0	0
L37	0	1	0	1	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0
L38	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	1	0	0	0
L40	0	1	0	1	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	1	0	0
L41	0	0	0	1	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	1	0	0
L45	0	1	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	1	0	0	0	0	0
L46	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	1	0	0	0	0	0
L48	0	1	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	1	0	0	0	0	1	0	0	0	0	0	0	0	0	0
L49	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	1	0	0	0	0	1	0	0	0	0	0	0	0	0
L51	0	1	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	1	0	1	0	0	0	0	1	0
L52	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	1	0	1	0	0	0	1	0
L54	0	1	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	1	0	0
L55	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	1	0	0
L57	0	1	0	0	1	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	1	0	0	0	0	0	0	0	1	0	0	0	0
L58	0	0	0	0	1	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	1	0	0	0	0	0	0	0	1	1	0	0	0

Figure 7: Test Results (Table)




Figure 8: Test Results (Graph)

4 Summary

The problem requirement for this assignment was to design circuits to generate the control signals for the Central Processing Unit (CPU), inputs to the designed circuit are analyzed and output as a corresponding command to the CPU. Additionally, the Z input was to be stored during the T6 time period for determining the pursuant of the conditional or unconditional branch.

The truth table and corresponding logical equations were essential to defining functionality and developing a logic expression, that was then used to specify a digital circuit solution. The digital circuit was tested with an extensive set of input vectors (204 tests for 19 inputs) and produced the expected output for each test vector. Therefore, the specified digital circuit design solution satisfies the problem requirements.