Control Signals Logic

By Sidhardh Burre

CS/ECE 2330 Digital Logic Design

February 27, 2021

Table of Contents

1 Problem Statement	1
2 Analytical Design	2
3 Numerical Verification	5
4 Summary	6
Table of Figures	
Figure 1: Simple CPU Architecture	1
Figure 2: Logical Expressions for Control Signals Logic	3
Figure 3: Circuits for Control Signals Logic	4
Figure 4: Circuit for Z storage	4
Figure 5: Input Test Vectors	
Figure 6: Test Results (Table)	
Figure 7: Test Results (Graph)	

1 Problem Statement

Design circuits to generate the control signals for the Central Processing Unit (CPU) architecture shown in Figure 1. The signals are listed in Table 1, and the arithmetic operations defined by F0 and F1 are listed in Table 2.




Figure 1: Simple CPU Architecture

Signal	Type	Operation									
R	Memory Control	Read from memory									
W	Memory Control	Write to memory									
C_{MAR}	Register Clock	Clock data into MAR									
C_{MBR}	Register Clock	Clock data into MBR									
$C_{ m PC}$	Register Clock	Clock data into PC									
$C_{\rm IR}$	Register Clock	Clock data into IR									
$C_{\scriptscriptstyle { m D0}}$	Register Clock	Clock data into D0									
C_{ALU}	Register Clock	Clock data into ALU register									
$E_{ m MSR}$	Bus Control	Enable data from memory onto system bus									
$E_{ m MBR}$	Bus Control	Enable data from MBR onto system bus									
E_{PC}	Bus Control	Enable data from PC onto system bus									
$E_{\rm IR}$	Bus Control	Enable data from IR onto system bus									
$E_{\scriptscriptstyle { m D}0}$	Bus Control	Enable data from D0 onto system bus									
$E_{ m ALU}$	Bus Control	Enable data from ALU register onto system bus									
F_0	ALU Control	Select ALU function, bit 0									
F_1	ALU Control	Select ALU function, bit 1									

Table 1: Simple CPU Control Signals

F_1	F_0	Operation
0	0	Add P to Q, P + Q
0	1	Subtract Q from P, P – Q
1	0	Increment Q, Q + 1
1	1	Decrement Q, Q – 1

Table 2: Arithmetic Functions Defined by F0 and F1

The table in Figure 2 provides the Register Transfer Level (RTL) operations, or microinstructions, which indicate the sequence of operations that must occur for a given instruction is not executed. The sequencing of these microinstructions occurs within the timing signals, T0-T7. For example, the 4 microinstructions associated with the fetch operation are:

- MAR ← [PC]: The content of the PC is loaded into the MAR
- IR ← [MAR]: The memory content at the address contained in MAR is loaded into the IR
- ALU (Q) \leftarrow [PC]: The content of the PC is provided as the Q input to the ALU
- PC ← [ALU]: The output of the ALU is then loaded into the PC

		Instruction Sequence Timing Signals									Control Actions													
Instruction	Operations (RTL)	To	Т1	T ₂	T ₃	T ₄	T ₅	Te	Т,	R E _{MSR}	w	C _{MAR}	C _{MBR}	C _{PC}	C _{IR}	Cpo	CALU	E _{MBR}	E _{PC}	EIR	EDO	EALU	F ₁	Fo
Fetch	MAR ← [PC]	1	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	1	0	0	0	0	0
	$IR \leftarrow [MAR]$	0	1	0	0	0	0	0	0	1	0	0	0	0	1	0	0	0	0	0	0	0	0	0
	ALU (Q) \leftarrow [PC]	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	1	0	1	0	0	0	1	0
	PC ← [ALU]	0	0	0	1	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	1	0	0
Load	$MAR \leftarrow [IR]$	0	0	0	0	1	0	0	0	0	0	1	0	0	0	0	0	0	0	1	0	0	0	0
	D0 ← [MAR]	0	0	0	0	0	1	0	0	1	0	0	0	0	0	1	0	0	0	0	0	0	0	0
Store	$MAR \leftarrow [IR]$	0	0	0	0	1	0	0	0	0	0	1	0	0	0	0	0	0	0	1	0	0	0	0
	[MAR] ← [D0]	0	0	0	0	0	1	0	0	0	1	0	0	0	0	0	0	0	0	0	1	0	0	0
Add	$MAR \leftarrow [IR]$	0	0	0	0	1	0	0	0	0	0	1	0	0	0	0	0	0	0	1	0	0	0	0
	$MBR \leftarrow [MAR]$	0	0	0	0	0	1	0	0	1	0	0	1	0	0	0	0	0	0	0	0	0	0	0
	ALU (P) \leftarrow [MBR]	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	1	1	0	0	0	0	0	0
	D0 ← [ALU]	0	0	0	0	0	0	0	1	0	0	0	0	0	0	1	0	0	0	0	0	1	0	0
Sub	MAR ← [IR]	0	0	0	0	1	0	0	0	0	0	1	0	0	0	0	0	0	0	1	0	0	0	0
	MBR ← [MAR]	0	0	0	0	0	1	0	0	1	0	0	1	0	0	0	0	0	0	0	0	0	0	0
	ALU (P) \leftarrow [MBR]	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	1	1	0	0	0	0	0	1
	D0 ← [ALU]	0	0	0	0	0	0	0	1	0	0	0	0	0	0	1	0	0	0	0	0	1	0	0
Inc	$MAR \leftarrow [IR]$	0	0	0	0	1	0	0	0	0	0	1	0	0	0	0	0	0	0	1	0	0	0	0
	MBR ← [MAR]	0	0	0	0	0	1	0	0	1	0	0	1	0	0	0	0	0	0	0	0	0	0	0
	ALU (P) \leftarrow [MBR]	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	1	1	0	0	0	0	1	0
	$[MAR] \leftarrow [ALU]$	0	0	0	0	0	0	0	1	0	1	0	0	0	0	0	0	0	0	0	0	1	0	0
Dec	$MAR \leftarrow [IR]$	0	0	0	0	1	0	0	0	0	0	1	0	0	0	0	0	0	0	1	0	0	0	0
	$MBR \leftarrow [MAR]$	0	0	0	0	0	1	0	0	1	0	0	1	0	0	0	0	0	0	0	0	0	0	0
	ALU (P) \leftarrow [MBR]	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	1	1	0	0	0	0	1	1
	$[MAR] \leftarrow [ALU]$	0	0	0	0	0	0	0	1	0	1	0	0	0	0	0	0	0	0	0	0	1	0	0
Bra	$PC \leftarrow [IR]$	0	0	0	0	1	0	0	0	0	0	0	0	1	0	0	0	0	0	1	0	0	0	0
Beq	If $Z = 1$ then $PC \leftarrow [IR]$	0	0	0	0	1	0	0	0	0	0	0	0	1	0	0	0	0	0	1	0	0	0	0

Figure 2: Instruction Sequencing and Control Signals

The Z signal is an output from the ALU and indicates whether the ALU operation produced a result equal to zero. Z=1 indicates that the ALU operation result equals zero; Z=0 indicates otherwise. This signal is used by the **Beq** instruction to determine if the contents of the IR are loaded into the PC, thus executing what is known as a conditional branch. Because Z is used by a subsequent instruction, your control signals logic design should include a simple sequential logic circuit to store the value of Z after any ALU operation during the T6 instruction sequence period (that is, when T6 = 1).

2 Analytical Design

The logical equations for the Control Signals are shown in Figure 2 that allows for the Control Signal input to be converted into the corresponding command output.

```
All possible solutions
                                                                                                                                                                   X
Read = (Add \wedge T5) \vee (Dec \wedge T5) \vee (Inc \wedge T5) \vee (Load \wedge T5) \vee (Sub \wedge T5) \vee T1
Write = (Dec \wedge T7) \vee (Inc \wedge T7) \vee (Store \wedge T5)
Cmar = (Add \wedge T4) \vee (Dec \wedge T4) \vee (Inc \wedge T4) \vee (Load \wedge T4) \vee (Store \wedge T4) \vee (Sub \wedge T4) \vee T0
Cmbr = (Add \wedge T5) \vee (Dec \wedge T5) \vee (Inc \wedge T5) \vee (Sub \wedge T5)
Embr = (Add \wedge T6) \vee (Dec \wedge T6) \vee (Inc \wedge T6) \vee (Sub \wedge T6)
Cir = T1
Eir = (Add \wedge T4) \vee (Beq \wedge T4) \vee (Bra \wedge T4) \vee (Dec \wedge T4) \vee (Inc \wedge T4) \vee (Load \wedge T4) \vee (Store \wedge T4) \vee (Sub \wedge T4)
Cpc = (Beq \wedge T4) \vee (Bra \wedge T4) \vee T3
Epc = T0 \vee T2
Cd0 = (Add \wedge T7) \vee (Load \wedge T5) \vee (Sub \wedge T7)
Ed0 = Store \wedge T5
Calu = (Add \wedge T6) \vee (Dec \wedge T6) \vee (Inc \wedge T6) \vee (Sub \wedge T6) \vee T2
Ealu = (Add \wedge T7) \vee (Dec \wedge T7) \vee (Inc \wedge T7) \vee (Sub \wedge T7) \vee T3
F0 = (Dec \wedge T6) \vee (Sub \wedge T6)
F1 = (Dec \wedge T6) \vee (Inc \wedge T6) \vee T2
```

Figure 3: Logical Expressions for Control Signals Logic

The logical expressions were analyzed to form the circuit schematic shown in Figure 3 and the Z value storage Figure 4.





Figure 4: Circuits for Control Signals Logic



3 Numerical Verification

Shown in Figure 4, Figure 5, and Figure 6 are the numerical verification results, where an extensive set of input test vectors (Figure 4) were applied to the circuit.




Figure 6: Input Test Vectors




Figure 7: Test Results (Table)




Figure 8: Test Results (Graph)

4 Summary

The problem requirement for this assignment was to design circuits to generate the control signals for the Central Processing Unit (CPU), inputs to the designed circuit are analyzed and output as a corresponding command to the CPU. Additionally, the Z input was to be stored during the T6 time period for determining the pursuant of the conditional or unconditional branch.

The truth table and corresponding logical equations were essential to defining functionality and developing a logic expression, that was then used to specify a digital circuit solution. The digital circuit was tested with an extensive set of input vectors (204 tests for 19 inputs) and produced the expected output for each test vector. Therefore, the specified digital circuit design solution satisfies the problem requirements.