Instruction Sequencer FSM

By Sidhardh Burre

CS/ECE 2330 Digital Logic Design

March 20, 2021

Table of Contents

Contents

1 Problem Statement	1
2 Analytical Design	3
3 Numerical Verification	
4 Summary	. 5

Table of Figures

Figure 1: Simple CPU Instruction Format	Error! Bookmark not defined
Figure 2: Truth Table and Logical Expressions for Opcode Decoder	Error! Bookmark not defined
Figure 3: Circuit for Opcode Decoder	Error! Bookmark not defined
Figure 4: Input Test Vectors	Error! Bookmark not defined
Figure 5: Test Results (Table)	Error! Bookmark not defined
Figure 6: Test Results (Graph)	Error! Bookmark not defined

1 Problem Statement

Design a circuit to generate the instruction sequencing signals used to ensure the proper sequencing of the control signals generation for instruction fetch and execute, completing the control unit design.

The circuit in question is a Finite State Machine (FSM) with 3 inputs (the 3-bit opcode) and requires 3 sequential elements to store the current state. A state transition table for the circuit is shown in Table 1, each 'x' indicates a "don't care". Additionally, a state transition diagram is shown in Figure 1.

	Next State							
Inputs: Opcode Current State	(000)	Store (001)	Add (010)	Sub (011)	Inc (100)	Dec (101)	Bra (110)	Beq (111)
000	001	001	001	001	001	001	001	001
001	010	010	010	010	010	010	010	010
010	011	011	011	011	011	011	011	011
011	100	100	100	100	100	100	100	100
100	101	101	101	101	101	101	000	000
101	000	000	110	110	110	110	X	x
110	x	×	111	111	111	111	×	X
111	X	Х	000	000	000	000	X	X

Table 1: Simple CPU Sequencer FSM State Transition Table




Figure 1: State Transition Diagram

The purpose of this circuit is to generate the 8 timing pulses that are used to sequence the instruction fetch and execute operations. A typical set of outputs is shown in Figure 2, for an instruction that requires 8 steps to complete. The output table for the timing pulses is shown in Table 2 for 8 instructions.




Figure 2: Timing Pulses for One Instruction Cycle

	Output: T0-T	7						
Inputs: Opcode Current State	Load (000)	Store (001)	Add (010)	Sub (011)	Inc (100)	Dec (101)	Bra (110)	Beq (111)
000	TO	T0	TO	TO	TO	T0	T0	TO
001	T1	T1	T1	T1	T1	T1	T1	T1
010	T2	T2	T2	T2	T2	T2	T2	T2
011	T3	T3	T3	T3	T3	Т3	T3	T3
100	T4	T4	T4	T4	T4	T4	T4	T4
101	T5	T5	T5	T5	T5	T5	X	X
110	×	x	T6	T6	T6	T6	Х	x
111	x	X	T7	T7	T7	T7	X	X

Table 2: Output Table for Timing Pulses

Additionally, the circuit must generate a signal to indicate when an instruction is being fetched and when it is being executed. The output table for Execute is shown in Table 3.

	Output: Exec	ute						
Inputs: Opcode Current State	Load (000)	Store (001)	Add (010)	Sub (011)	Inc (100)	Dec (101)	Bra (110)	Beq (111)
000	0	0	0	0	0	0	0	0
001	0	0	0	0	0	0	0	0
010	0	0	0	0	0	0	0	0
011	0	0	0	0	0	0	0	0
100	1	1	1	1	1	1	1	1
101	1	1	1	1	1	1	х	х
110	x	x	1	1	1	1	×	x
111	x	X	1	1	1	1	Х	х

Table 3: Output Table for Execute

2 Analytical Design

The truth table for the Instruction Sequencer FSM is shown in Figure 3 along with the logical equations that allow the input to be converted into the corresponding signal.




Figure 3: Truth Table and Logical Expressions for Instruction Sequencer FSM

The logical expressions were analyzed to form the circuit schematic shown in Figure 4.




Figure 4: Circuit for Instruction Sequencer FSM

3 Numerical Verification

Shown in Figure 5, Figure 6, and Figure 7 are the numerical verification results, where an extensive set of input test vectors (Figure 5) were applied to the circuit.




Figure 5: Input Test Vectors




Figure 6: Test Results (Table)




Figure 7: Test Results (Graph)

4 Summary

The problem requirement for this assignment was to design an Instruction Sequencer FSM circuit to generate the sequencing signals used to ensure the proper sequencing of the control signals generation for fetch and execute. To do so, the circuit must perform the dual function of generating the 8 timing pulses to sequence the fetch and execute operations as well as to generate the signal to indicate when the instruction is being fetched and executed.

The truth table and corresponding logical equations were essential to defining functionality and developing a logic expression, that was then used to specify a digital circuit solution. The digital circuit was tested with an extensive set of input vectors and produced the expected output for each test vector. Therefore, the specified digital circuit design solution satisfies the problem requirements.