```
#! /usr/bin/perl -w
# -w to turn on the warnings
use warnings;
$Dirname=$ARGV[0];
print"\n\nThe Directory path is $Dirname\n";
opendir (DIR1, $Dirname) or die "Error in opening: $!";
print"\nThe Verilog Files present in $Dirname Directory are:\n";
# Filtering the Verilog files
my $cnt=1;
foreach(sort grep(/^.*\.v$/,readdir(DIR1)))
print"$cnt. $ \n";
$cnt++;
print"\n";
#*#*#*#*#*#*#*#*#;
print"\n\n-*-*--*-NOTE-*-NOTE-*-*--*--*-NOTE-*-NOTE-*-*--*--
*--*-NOTE-*-NOTE---*--*--*-\n";
print"\n-----CAREFULL ENTRY------CAREFULL ENTRY-----
CAREFULL ENTRY-----\n\n";
print"For example the verilog file name is ABC.v then type ABC.v as
itself\n";
print"\n\nSelect filename with extension of Verilog file:";
$Veri File=<STDIN>;
chomp($Veri File);
print"\n";
open (FH1, "$Dirname/$Veri File") or die "Error in Opening Verilog
File:$!";
@Veri Mod=<FH1>;
close (FH1);
#The below command gives number of lines present in Verilog Module
$Line Count=@Veri Mod;
print"The Total Number of Lines in Design Module is :$Line Count\n";
print"The Design Module Contents\n";
print"******* Module Definition **********************
n";
print"@Veri Mod\n";
print"Verilog Module Selected\n";
print"Generation of Testbench and Testvectors using PERL Script\n";
#Now Searching for Module name, Input Port, Output Port
open (FH1, "<$Dirname/$Veri File") or die "Error in Opening Verilog
File:$!";
open FH2,">$Dirname/Testbench.v" or die "Error in Writing to file $!";
@Input List =();
@Output List=();
@Range LL Input=();
@Range UL Input=();
```

```
$NI=0; #This denotes total Number of Input bits.
$NO=0; #This denotes total Number of Output bits.
$len updated input count=0;
while (<FH1>)
chomp;
if(\$ = \sim m/^m.*e\s/)
my $module nameport=$';
&get module name portlist($module nameport);
elsif (\$ = \ m/^input\s/)
{
my $Module Input Port=$';
my @Input List Check=();
@Input List Check= &get input ports($Module Input Port);
my $len inputlist update=@Input List;
if($len inputlist update == -1)
@Input List=@Input List Check;
}
else
{
push (@Input List, @Input List Check);
print "\nUpdate in Input List because of mixture of Multibit and
Singlebit Input\n";
# The values are stored in Input List;
}
print "The Input List: @Input List\n";
$len updated input count=@Input List;
elsif (\$ = \sim m/^output\s/)
my $Module Output Port=$';
my @Output List Check=();
@Output List Check= &get output ports($Module Output Port);
my $len outputlist update=@Output List;
if (\$len outputlist update == -1)
@Output List=@Output List Check;
}
else
push (@Output List, @Output List Check);
# The values are stored in Output List;
print "Update in Output List because of mixture of Multibit and
Singlebit Output\n";
print "The Output List: @Output List\n";
```

```
elsif($Line Count==1)
my @Monitor List print=();
push(@Monitor List print,@Output List);
push(@Monitor List print,@Input List);
&monitor print(@Monitor List print);
&rand test input(); # To Generate Random Test Vector for Input Line
$Line Count=$Line Count-1;
###### End of Module Reading and While Loop #####################
############ Closing The File of Main Module and Testbench File####
close (FH1);
close (FH2);
#Renaming the file from testbench to with testbench modulename
addition
$New name="Testbench for ".$Module Name;
$Testbench loc="/home/melon/Desktop/Scripting/Verilog/Testbench";
rename ("$Dirname/Testbench.v", "$Testbench loc/$New name.v") or die
"Error in renaming: $!";
####Step 1. Getting Module Name and Port List Declaration ############
sub get module name portlist
print"The Module Name and port list:\t\t", $ [0],"\n";
my $module name port = $ [0];
@mod nam port=split /\s+/,$module name port;
$Module Name=$mod nam port[0];
my $Module Portlist=$mod nam port[1];
print"The Module Name is:\t\t$Module Name\n";
print"The Module Portlist is:\t\t $Module Portlist\n";
# Defining Module for Testbench
print FH2"module test $Module Name(); \n";
# Instantiation of Design Module in Testbench with Instatation given
print FH2"$Module Name G1 $Module Portlist\n";
###########Step 2. Getting Input Portlist ########################
sub get input ports
my $Module Inputs=$ [0];
print"The Input ports are:\t\t";
print"$Module Inputs";
print"\n";
print FH2 "req $Module Inputs\n";
# Check for Multi-bit Input used \d+
if (Module Inputs = m/^{(d+):(d+)})
my @Input List Multi=();
print"\nMultibit Input\n";
print"MSB Size of Multibit Input:\t\t$1";
print"\n";
my $Input Multi MSB=$1;
$NI=$Input Multi MSB+1;
```

```
$Input Multi MSB=$1-$2+1;
print"Input Field Bit Length:\t\t$NI\n";
print"LSB Size of Multibit Input:\t\t$2 \n";
$Input Multi LSB=$2;
# To remove [MSB:LSB] format for futher processing;
@Input List Multi = &input port list sepearting($Module Inputs);
$Variable multi count = @Input List Multi;
foreach $Var(@Input List Multi)
{
push (@Range UL Input, ((2**$Input Multi MSB)-1));
push(@Range LL Input, 0);
print"**********************************
return @Input List Multi;
# Check for Single-bit Input
else
{
my @Input List Single=();
my $Input Single MSB=0;
my $Input Single LSB=0;
$NI=$Input Single MSB;
print"**************************
print "\nInput is Single bit\n";
@Input List Single = &input port list sepearting($Module Inputs);
$Variable single count = @Input List Single;
foreach $Var1(@Input List Single)
push (@Range UL Input, 2**$Input Single MSB);
push(@Range LL Input, 2**$Input Single LSB-1);
}
print"************************
return @Input List Single;
}
}
sub input port list sepearting
# To Remove ";" at end of the input port list
my $Module Inputs Separate=$ [0];
my @Input List Separate=();
$Module Inputs Separate =~ s/;//;
print"Module Input List is:\t\t$Module Inputs Separate\n";
#split(', ', $str);
@Input List Separate = split (',', $Module Inputs Separate);
$Input Port Count = @Input List Separate;
print"Input port name is:\t\t@Input List Separate\n";
return @Input List Separate; # Return Input List Separated
######Step 3. Getting Output Portlist ##############################
sub get output ports
my $Module Outputs=$ [0];
```

```
print"The Output ports are:\t\t";
print"$Module Outputs";
print"\n";
print FH2 "wire $Module Outputs\n";
# Check for Multi-bit Output
if (\$Module Outputs =~ m/^{(d+):(d+)})
my @Output List Multi=();
print"\nMultibit Output \n";
print"MSB Size : $1\n";
my $Output Multi MSB=$1;
$NI=$Output Multi MSB+1;
print"Output Field Bit Length: $NI\n";
print"LSB Size : $2 \n";
$Output_Multi LSB=$2;
# To remove [MSB:LSB] format for futher processing;
@Output List Multi = &output port list sepearting($Module Outputs);
print"&*&*&*&*&*&**&**&**&**&*
return @Output List Multi;
# Check for Single-bit Input
else
my @Output List Single=();
my $Output Multi MSB=0;
my $Output Multi LSB=0;
$NO=$Output Multi MSB;
print "\nOutput is Single bit\n";
@Output List Single = &output port list sepearting($Module Outputs);
return @Output List Single;
}
}
sub output port list sepearting
# To Remove ";" at end of the input port list
my $Module Outputs Separate=$ [0];
my @Output List Separate=();
$Module Outputs Separate =~ s/;//;
print"Module Input List is $Module Outputs Separate\n";
#split(', ', $str); Syntax
@Output List Separate= split (',',$Module Outputs Separate);
$Output Port Count = @Output List Separate;
print"Output port name is @Output List Separate\n";
return @Output List Separate; # Return Output List Separated
####Step 4. Writing Monitor block and test input block
###################
sub monitor print
```

```
print FH2 "\ninitial\n";
print FH2 "begin\n";
### Input Monitor Declaration ###
my @Monitor List = @_;
$MONITOR=0;
foreach $MONITOR(@Monitor List)
print"\n Input Monitor List :$MONITOR\n";
}
$Total Port Count = @Monitor List;
print"\n The Monitor List is updated with Input port and Output
port\n";
print"\n\nMonitor List =@Monitor List\n";
print"\nTotal Ports present in Design Module =
\t\t$Total Port Count\n";
print"*#@#\$\**#@#\$\**#@#\$\**#@#\$\**#@#\$\**#@#\$\**#@#\$\**#@#\$\*
*#@#\$\**#@#\$\**#@#\$\**#@#\$\**#@#\$\**#@#\$\*";
print FH2 "\$monitor (\$time,\"";
print "\n\n\n\$monitor (\$time,\"";
$CNT PORT=0;
#$Total Port Count
foreach $name(@Monitor List)
$CNT PORT+=1;
if($CNT PORT == $Total Port Count)
print FH2 "$name=\%b";
}
else
print FH2 "$name=\%b,";
print "$name=\%b,";
}
print FH2 "\"\,";
print "\b\"\,";
$CNT PORT=0;
foreach $name(@Monitor List)
$CNT PORT+=1;
if($CNT PORT == $Total_Port_Count)
print FH2 "$name";
}
else
print FH2 "$name,";
print " $name,";
}
print FH2 "\);\n";
```

```
print "\b);\n\n\n";
print"*#@#\$\**#@#\$\**#@#\$\**#@#\$\**#@#\$\**#@#\$\**#@#\$\**#@#\$\**#@#\$\
#\$\**#@#\$\*\n";
####### Inital Block end Statement ########################
print FH2 "end\n";
return 0;
&rand test input ($len updated input count);
######## Step 5 Random Generation of Input ######################
############Random Number Generation code #######################
########This block used from Last week Assignment ###############
sub rand test input()
print "\n**************####Random input Generation
#####*****************
<<<<<<<<<<<<</></</</n";
print"\n\n-----CAREFULL ENTRY-----CAREFULL ENTRY----
----\n\n";
print "\n********* Please Enter Integer value
**********************
print"How many Test Vector to be generated ?";
my $Test Range=<STDIN>;
chomp($Test Range);
# Input Port count. So generating those many numbers
$Variable count = @Input List;
print "The Input Variable count $Variable count\n";
push(@Range LL,@Range LL Input);
push(@Range UL, @Range UL Input);
for($u=0;$u<$Variable count;$u++)</pre>
print "
print("Rand number for Array $Input List[$u]\n");
print"\nThe Lower limit for $Input List[$u] Variable:";
print"$Range LL[$u]";
print"\nThe Upper limit for $Input List[$u] Variable:";
print"$Range UL[$u]\n";
print "
<<<<<<<<<<<<<<<</n";
}
my $X=0;
my @Input List Var=[];
for($k=0;$k<$Variable count;$k++)</pre>
print "\n##<>##---##<>##---##<>##---##<>##---##<>##---##<>##---##<>##---##<>##---##<>##---##<>##---##<>##---##<>##---##<>##---##<>##---##<>##---##<>##---##<>##---##<>##---##<>##---##<>##---##<>##---##<>##---##<>##---##<>##---##<>##---##<>##---##<>##---##<>##---##<>##---##<>##---##<>##---##<>##---##<>##---##<>##---##<>##---##<>##---##<>##---##<>##---##<>##---##<>##---##<>##---##<>##---##<>##---##<>##---##<>##---##<>##---##<>##---##<>##---##<>##---##<>##---##<>##---##<>##---##<>##---##<>##---##<>##---##<>##---##<>##---##<>##---##<>##---##<>##---##<>##---##<>##---##<>##---##<>##---##<>##---##<>##---##<>##---##<>##---##<>##---##<>##---##<>##---##<>##---##<>##---##<>##---##<>##---##<>##---##<>##---##<>##---##<>##---##<>##---##<>##---##<>##---##<>##---##<>##---##<>##---##<>##---##<>##---##<>##---##<>##---##<>##---##<>##---##<>##---##<>##---##<>##---##<>##---##<>##---##<>##---##<>##---##<>##---##<>##---##<>##---##<>##---##<>##---##<>##---##<>##---##<>##---##<>##---##<>##---##<>##---##<>##---##<>##---##<>##---##<>##---##<>##---##<>##---##<>##---##
--##<>##---\n";
print("\nRand number for Array $Input List[$k]:\n");
for ($1=0;$1<$Test Range;$1++)
```

```
my $Z=1;
while ($Z)
#Storing random number
$X=int(rand($Range UL[$k]-$Range LL[$k]+1))+$Range LL[$k];
if ($X >= $Range LL[$k])
$Input List Var[$k][$1]=$X;
$Z=0;
}
}
print"$Input List Var[$k][$1]\t";
print "\n##<>##---##<>##---##<>##---##<>##---##<>##---##<>##---##<>##---##<>##---##<>##---##<>##---##<>##---##<>##---##<>##---##<>##---##<>##---##<>##---##<>##---##<>##---##<>##---##<>##---##<>##---##<>##---##<>##---##<>##---##<>##---##<>##---##<>##---##<>##---##<>##---##<>##---##<>##---##<>##---##<>##---##<>##---##<>##---##<>##---##<>##---##<>##---##<>##---##<>##---##<>##---##<>##---##<>##---##<>##---##<>##---##<>##---##<>##---##<>##---##<>##---##<>##---##<>##---##<>##---##<>##---##<>##---##<>##---##<>##---##<>##---##<>##---##<>##---##<>##---##<>##---##<>##---##<>##---##<>##---##<>##---##<>##---##<>##---##<>##---##<>##---##<>##---##<>##---##<>##---##<>##---##<>##---##<>##---##<>##---##<>##---##<>##---##<>##---##<>##---##<>##---##<>##---##<>##---##<>##---##<>##---##<>##---##<>##---##<>##---##<>##---##<>##---##<>##---##<>##---##<>##---##<>##---##<>##---##<>##---##<>##---##<>##---##<>##---##<>##---##<>##---##<>##---##<>##---##<>##---##<>##---##<>##---##<>##---##<>##---##<>##---##<>##---##<>##---##<>##---##<>##---##</##---##
--##<>##---##<>##---\n";
######## Storing the Random number generated for Input Variable ####
######Initial Block Statement for Input Declaration
###################
print FH2 "\ninitial\n";
print FH2 "begin\n";
for ($1=0;$1<$Test Range;$1++)
print FH2 "#2 ";
for($k=0;$k<$Variable count;$k++)</pre>
#print"$Input List Var[$k][$1]\t";
print FH2 "$Input List[$k]=$Input List Var[$k][$1];";
}
print FH2 "\n";
####### Input Inital Block end Statement ########################
print FH2 "end\n";
}
```