

## Experiment 3

## VLSI

## 4 Bit Ripple Carry Array Based Multiplier


Shashank Sharma

15BEE0270

L47+L48

**Objective:**

To design, implement and test 4 Bit Ripple Carry Array Based Multiplier circuit using Xilinx ISE Tool.

**Circuit Diagram:**

**Design code:**

```
module rca_mul(
    input [3:0]a,b,
    output [7:0]p
);
    wire [17:1]w;
    supply0 zero;
    assign p[0]=a[0]&b[0];

    fa_df fa1(a[1]&b[0],a[0]&b[1],zero,p[1],w[1]);
    fa_df fa2(a[2]&b[0],a[1]&b[1],w[1],w[4],w[2]);
    fa_df fa3(a[3]&b[0],a[2]&b[1],w[2],w[5],w[3]);

    fa_df fa4(w[4],a[0]&b[2],zero,p[2],w[6]);
    fa_df fa5(w[5],a[1]&b[2],w[6],w[9],w[7]);
    fa_df fa6(w[3],a[3]&b[1],w[7],w[10],w[8]);

    fa_df fa7(w[9],a[0]&b[3],zero,p[3],w[11]);
    fa_df fa8(w[10],a[2]&b[2],w[11],w[14],w[12]);
    fa_df fa9(w[8],a[3]&b[2],w[12],w[15],w[13]);

    fa_df fa10(w[14],a[1]&b[3],zero,p[4],w[16]);
    fa_df fa11(w[15],a[2]&b[3],w[16],p[5],w[17]);
    fa_df fa12(w[13],a[3]&b[3],w[17],p[6],p[7]);

endmodule
```

## Test Bench Code:

```
module rca_mul_test;

    // Inputs

    reg [3:0] a;

    reg [3:0] b;

    // Outputs

    wire [7:0] p;

    reg [7:0] check;

    // Instantiate the Unit Under Test (UUT)

    rca_mul uut (

        .a(a),

        .b(b),

        .p(p)

    );

    initial repeat(20) begin

        // Initialize Inputs

        a = $random;

        b = $random;

        check=a*b;

        // Wait 100 ns for global reset to finish

        #10 $display($time,"%d*%d=%d(%d)",a,b,p,check);

    end

endmodule
```

## Result

Successfully designed, implemented and tested 4 Bit Ripple Carry Array Based Multiplier circuit using Xilinx ISE Tool.

Device utilization summary:

-----

Selected Device : 3s500efg320-4

Number of Slices:	17 out of 4656	0%
Number of 4 input LUTs:	29 out of 9312	0%
Number of IOs:	16	
Number of bonded IOBs:	16 out of 232	6%

Timing Summary:

-----

Speed Grade: -4

Minimum period: No path found

Minimum input arrival time before clock: No path found

Maximum output required time after clock: No path found

Maximum combinational path delay: 16.270ns

