

Dian Nao: A Small-Footprint High-Throughput Accelerator for Ubiquitous Machine-Learning $^{\,1}$

Cui Weihao

SJTU

E-mail: reallygoodhao@126.com

¹Tianshi Chen. DianNao: A Small-Footprint High-Throughput Accelerator for Ubiquitous Machine-Learning. ASPLOS, 2014.

Contents

Ι	Brief Introduction	1
1	Main Contributions	1
2	Composition of Accelerator	1
II	Details of the Accelerator's design	1
3	Neural Functional Unit (NFU)	1
4	Storage: NBin, NBout and SB	2
5	Control and code	3
II	I Summary	3

PART

Ι

Brief Introduction

In this paper, a novel machine-learning accelerator is designed for large-scale CNNs and DNNs, with a special emphasis on the impact of memory on accelerator design, performance and energy.

1 Main Contributions

- A synthesized (place & route) accelerator design for large-scale CNNs and DNNs, the state-of-the-art machine-learning algorithms.
- The accelerator achieves high throughput in a small area, power and energy footprint.
- The accelerator design focuses on memory behavior, and measurements are not cicumscribed to computational tasks, they factor in the performance and energy impact of memory transfer.

2 Composition of Accelerator

As shown on the right:

- Storage: an input buffer for input neurons (NBin), an out put buffer for output neurons (NBout), a third buffer for synaptic weights (SB).
- Computations: Neural Functional Unit.
- Control of Accelerator: Control Logic and layer code.

NEU-1 NFU-2 NFU-3 NSU-1 NFU-3 NSU-1 NFU-3 NSU-1 NSU-1

Details of the Accelerator's design

3 Neural Functional Unit (NFU)

The spirit of the NFU is to reflect the decomposition of a layer, which is included in CNNs and DNNs, into computational blocks.

• Arithmetic operators

The computations of each layer type can be decomposed in either 2 or 3 stages, e.g., for classifer layers: multiplication of synapses \times inputs, additions of all multiplications, sigmoid. So are the convolutional layers, pooling layers and so on.

• Staggered pipline

We can pipeline all 2 or 3 aforementioned operations in single layer, but the pipeline must be staggered: the third stage such as sigmoid is only active after all additions have been performed. From now on, we refer to stage n of the NFU pipeline as NFU-n.

PART

 \mathbf{II}

STORAGE: NBIN, NBOUT AND SB

2

• NFU-3 function implementation

As proposed in the literature ¹ the sigmoid of NFU-3 can be efficiently implemented using piecewise line iterpolation $(f(x) = a_i \times x + b_i, x \in [x_i, x_i + 1])$ with negligible loss of accuracy. The segments used in the implementation are stored in a small RAM which allows to implement any function, not just a sigmoid (e.g., hyperbolic tangent, linear functions, etc.)

• 16-bit fixed-point arithmetic operators

In the paper, it uses 16-bit fixed-point arithmetic operators instead of word-size (e.g., 32-bit)floating-point operators. While it may seem surprising, there is ample evidence in the literature that even smaller operators (e.g., 8bits or even less) have almost no impact on the accuracy of neural networks as shown in the right image.

Using a 16-bit fixed-point arithmetic saves the area and power than the 32-bit floating-point operators.

4 Storage: NBin, NBout and SB

A scratchpad in a dedicated accelerator realized the best of both words: efficient storage, and both efficient and easy exploitation of locality because only a few algorithms have to be manually adapted.

How the storage part of the accelerator is organized and which limitations of cache architectures it overcomes will be explained below.

• Split buffers

The storage of the accelerator have been split into three structures: an input buffer (NBin), an output buffer (NBout) and a synapse buffer (SB). Here are the benefit of the spliting:

- 1. **Width** It can tailor the SRAMs to the appropriate read/write width. Splitting storage into dedicated structures allows to achieve the best time and energy for each read request.
- 2. Conflicts It can avoid conflicts, as would occur in a cache. It is especially important for keeping the size of the storage structures small for cost and energe (leakage) reasons. Split storage and precise knowledge of locality behavior allows to entirely remove data conflicts.
- Exploiting the locality of inputs and synapses
 - 1. **DMAs** For spatial locality, three DMAs, one for each buffer(two load DMAs, one store DMA for outputs) are implemented.
 - 2. Rotating NBin buffer for temporal reuse of input neurons The neural networks have many layers. The inputs of all these layers are split into chunks which fit in NBin, and they are reused by implement NBin as a circular buffer, which is implemented by software.
 - 3. Local transpose in NBin for pooling layers There is a tension between convolutional and pooling layers for the data structure organization of (input) neurons. The tension is resolved by interleaving the data in NBin as it is loaded.

¹ D. Larkin, A. Kinane, V. Muresan, and N. E. O'Connor. An Efficient Hardware Architecture for a Neural Network Activation Function Generator. In J. Wang, Z. Yi, J. M. Zurada, B.-L. Lu, and H. Yin, editors, ISNN (2), volume 3973 of Lecture Notes in Computer Science, pages 1319-1327. Springer, 2006.




Figure 12. 32-bit floating-point vs. 16-bit fixed-point accuracy

Type	Error Rate
32-bit floating-point	0.0311
16-bit fixed-point	0.0337

 Table 1.
 32-bit floating-point vs. 16-bit fixed-point accuracy for

 MNIST (metric: error rate).

• Exploiting the locality of outputs

Since the partial output sum of the neurons is computed for a later chunk of input neurons contained in NBin, two issues occurs.

- 1. **Dedicated registers** It is inefficient to let the partial sum exit the NFU pipline and then re-load it into the pipeline for each entry of the NBin buffer. So dedicated registers are introduced in NFU-2 to store partial sums.
- 2. *Circular buffer* For reusing the data in NBin and rotating them, NBout is not only connected to NFU-3 and memory, but also to NFU-2: one entry of NBout can be loaded into the dedicated registers of NFU-2, and these registers can be stored in NBout.

5 Control and code

• Control processor(CP)

For now this accelerator use *control instructions*. A layer execution is broken down into a set of instructions, which are stored in an SRAM associated with the CP. Every instructions has five slots, corresponding to the CP itself, the three buffers and NFU. The CP drives the execution of the DMAs of the three buffers and the NFU.

• Layer Code

Because of the CP instructions, there is a need for code generation. Three dedicated code generators are implemented for the three layers.

Summary

This paper show it is possible to design a machine-learning accelerator capble of both high performance in a very small area footprint and energy reduction.

PART III