


TOSHIBA Mobile Peripheral Devices (MPD)


Mar, 2014 (v02wPIF)

TOSHIBA Semiconductor & Storage Products Company

Product Area of MPD



TOSHIBA I/F Bridge LSI Input/Output matrix






Use Cases
Key word:
MID, iPad mini, Retina, MIPI, LVDS, eDP, HDMI

[MID] Connection to RGB Display

Several Mobile PFs tend to delete RGB interface to realize smaller die and smaller package.

However still need of RGB display exists for low tier application

-> DSI-> RGB conversion is required.



Low Tier MID


[MID] Connection to LVDS Display

Most common panel for 7", 10" or bigger is LVDS panel.

Several APPs don't have LVDS interface.

Bridge function is required

Host MT6572(1.8V RGB) MT6582/MT6588 MT8312/MT8382 MT8392/MT8395 PXA986/988 PXA1088/1L88 MSM8x25Q/MSM8x30 MSM8x12/MSM8x26 BCM21663/4 **BCM23550** LC1911/1913 CloverTrail+(Z25xx) BayTrail-T(Z3xxx) **BayTrail-T Entry** K₃V_x



Connection to LVDS Panel

TC358764/774/771XBG supporting resolution ~WSVGA(1024x600), XGA(1024x768),WXGA(1280x800,1366x768)



TC358765/775/772XBG supporting resolution ~WUXGA(1920x1200)

MID


[MID]Connection to DSI Display

MIPI-DSI is defacto Standard in mobilephone. MID market also starts following this trend.

A certain APP only has 2lane DSI or no DSI.

-> 720p panel needs 4lanes.

For 4lane connection, bridge function is required



2lane only or no DSI! Cannot connect to 4lane panel TC358768AXBG/TC358778XBG supporting resolution ~720p(720x1280),WXGA(1280x800),WXGA(1366x768), FullHD(1920x1080), WUXGA(1920x1200)




"iPad mini" type MID

[MID] Connection to Display Port(eDP)

Interface of Note PC LCD is changing to eDP. MID also starts using eDP LCD panel.

However several APPs don't have Display Port Interface.

-> Bridge function is required



MID using Note PC panel (eDP)




[MID] Connection to Display Port(eDP)


Interface of High Resolution (WQXGA) Display for MID and Ultra book will be Display Port (eDP)

Several APPs don't have Display Port Interface.

-> Bridge function is required



K₃V_x



(2560x1600) **Display Port Panel**

Max resolution WQXGA(2560x1600), 24bpp@60fps


Retina panel MID (eDP)



[MID] Connection to Hi Reso MIPI Display

DSI * 2link High Resolution LCD is one of the trend in mobile market. APPs having 2link DSI are not many and limited. On the other hand, APPs embedding eDP for High Resolution application are increasing.

-> eDP to 2link DSI conversion is expected.




"2560x1600", 4k2k MID

[Smart watch, HMD] Connection to RGB/MCU-I/F Display

New devices such as Smart watch, Head Mount Display use small size special LCDs. Special LCDs normally adopt RGB I/F, MCU-I/F.

However latest PF deleted RGB-I/F/MCU-I/F. For connection to latest PF

-> DSI-> RGB/MCU-I/F conversion is required.




Smart watch, Head Mount Display(HMD) with latest PF

[Smart watch, HMD] Connection to DSI Display

New devices such as Smart watch, Head Mount Display use small size LCDs. Some LCD adopt MIPI DSI as interface. However, PF used for wearable equipment sometimes doesn't have MIPI DSI interface.


-> RGB/MCU-> DSI conversion is required.



HVGA(320x480) FWVGA(480x864) qHD(540x960) DVGA(640x960) XGA(1024x768) DSI-Panel



Max resolution XGA(1024x768), 24bpp




HVGA(320x480)
WVGA(480x800)
FWVGA(480x864)
DSI-Panel
with Frame memory



Smart watch, Head Mount Display(HMD) using MIPI LCD

[Smart Monitor, AIO(All In One PC)] HDMI to CSI2








[Smart STB] HDMI to CSI2


< Existing STB Solution > No internet/PC related function




[Wireless HDMI] HDMI to CSI2


Make HDMI interface wireless


Any equipment having HDMI output can have wireless visual connection to TV/Monitor



[Mobile Monitor] HDMI->DSI(TC358779XG)







TOSHIBA

Leading Innovation



Other Use Cases


Connection to DSI Display (Use Case2)

For APPs which don't have MIPI-DSI (LCD resolution: smaller than 720p)



HVGA(320x480) FWVGA(480x864) qHD(540x960) DVGA(640x960) DSI-Panel

Max resolution DVGA(640x960), 18bpp



HVGA(320x480) FWVGA(480x864) qHD(540x960) DVGA(640x960) XGA(1024x768) DSI-Panel

HOST

MCU-I/F
(DBI-B)

MCU-I/F(DBI-B) 18bit

MIPI DSI
QVGA,(H)VGA
(F)WVGA
(F)WVGA

Frame Mem
LCDD
LCDD
MCU-I/F(DBI-B) 18bit

MIPI-DSI 500Mbps*3lane
Command Mode 30fps

HVGA(320x480)
WVGA(480x800)
FWVGA(480x864)
DSI-Panel
with Frame memory


Max resolution FWVGA(480x864)




Camera Bridge Solution(1) (MIPI-CSI->Parallel)

Connection to MIPI-CSI2 Camera

~ Host doesn't have CSI2. Host has only parallel I/F ~






Camera Bridge Solution(2) (MIPI-CSI->Parallel)

Connection to Parallel I/F Camera

~ Want to use Parallel I/F camera, but Host doesn't have parallel I/F ~





Product Detail

Display Bridge Product Table (1)

	TC358760	TC358762	TC358763	
lpput	MDDL 1.2 Type1	MIPI DSI	MIPI DPI(24bit)	
Input	MDDI 1.2 Type1	2 Lanes x 1ch	MIPI DBI-B(18bit)	
Output	MIPI DSI	MIDLDDI/DDL D (24b;t)	MIPI DSI	
Jaipai	3Lanes x 1ch.	MIPI DPI/DBI -B (24bit)	3Lanes x 1ch	
Resolution	DVGA(640x960)	WXGA(1366x768)	XGA(1024 x 768)	
recording	@18bit	@18bit	@24bit	
Note				
PKG	VFBGA49	VFBGA64	VFBGA72	
	3.5mm x 3.5mm	5mm x 5mm	4.5mm x 4.5mm	
	0.4mm pitch	0.5mm pitch	0.4mm pitch	
ES	Available	Available	Available	
MP	Available	Available	Available	

Display Bridge Product Table (2)

	TC358768A	TC358778	TC358764	TC358765	TC358774	TC358775	TC358771	TC358772
Input	MIPI DPI	MIPI DPI	MIPI DSI	MIPI DSI	MIPI DSI	MIPI DSI	MIPI DSI	MIPI DSI
	(24bit)	(24bit)	4 Lanes x 1ch.	4 Lanes x 1ch.	4 Lanes x 1ch	4 Lanes x 1ch	4 Lanes x 1ch.	4 Lanes x 1ch.
Output	MIPI DSI MIPI DSI		LVDS	LVDS	LVDS	LVDS	LVDS	LVDS
	5 5.	4 Lanes x 1ch.	Single Link	Dual Link	Single Link	Dual Link	Single Link	Dual Link
	4 Lanes X Ton.	4 Lanes X ICII.	(5 pairs/ link)	(5 pairs / link)	(5 pairs/ link	(5 pairs / link)	(5 pairs / link)	(5 pairs / link)
Reso-	WUXGA	WUXGA	WSXGA	WUXGA	UXGA	WUXGA	UXGA	WUXGA
lution	1920x1200	1920x1200	1440x900	1920x1200	1600x1200	1920x1200	1600X1200	1920x1200
lution	@24bit	@24bit	@24bit	@18bit	@24bit	@24bit	@24bi	@24bit
Note		For Non HDI			Low Power	Low Power	Adaptive	Adaptive
11010					(1.8V LVDS)	(1.8V LVDS)	Back Light	Back Light
		PCB			135M LVDS Clk	135M LVDS Clk	Control	Control
PKG	VFBGA72	TFBGA80	TFBGA49	TFBGA64	TFBGA49	TFBGA64	TFBGA49	TFBGA64
	4.5mmx4.5mm	7mmx7mm	5mm x 5mm	6mm x 6mm	5mm x 5mm	6mm x 6mm	5mm x 5mm	6mm x 6mm
	0.4mm pitch	0.65mm pitch	0.65mm pitch	0.65mm pitch	0.65mm pitch	0.65mm pitch	0.65mm pitch	0.65mm pitch
ES	Available	Available	Available	Available	Available	Available	Available	Available
MP	Available	Available	Available	Available	Available	Available	Available	Available

Display Bridge Product Table (3)

	TC358766	TC358767A	TC358770A	TC358777	TC358779	TC358860
Input	MIPI DSI 4 Lanes x 1ch. / MIPI DPI (24bit)	MIPI DSI 4 Lanes x 1ch.	MIPI DSI 4 Lanes x 2ch	MIPI DSI 4 Lanes x 2ch	HDMI 1.4a	eDP 4ch 1.62G/2.7G/5,4G
Output	Display Port x 2 Ports / MIPI DPI (24bit)	Display Port x 2 Ports	Display Port x 4Ch	Display Port x 4Ch	MIPI DSI 4 Lanes x 1ch	MIPI DSI(1.5G) 4 Lanes x 2ch
Reso- lution	WUXGA 1920 x 1200 @24bit	WUXGA 1920 x 1200 @24bit	WQXGA 2560 x 1600@24bit	WQXGA 2560 x 1600@24bit	Full HD 1920x1080@24bit	2560x1600 4k2k with comprewssion
Note			-Audio Support -Support ASSR	-For Non HDI PCB -Wider ball pitch version of TC358770A	-Audio Support -Scalar -De-Interlace	Compression function for 4K2K LCD
PKG	VFBGA120 6mm x 6mm 0.5mm pitch	VFBGA81 5mm x 5mm 0.5mm pitch	VFBGA100 5mm x 5mm 0.4mm pitch	TFBGA80 7mmx7mm 0.65mm pitch	TFBGA80 7mmx7mm 0.65mm pitch	VFPGA64 5,mmx5mm 0.5mm pitch (Tentative)
ES	Available	Available	Available	Available	Available	2014/Q2
MP	Available	Available	Available	Available	Available	2014/Q4

MIPI CSI2 bridge Product Table

	TC358740	TC358746A	TC358748	TC358743	TC358749
Input	MIPI CSI2 RX	- MIPI CSI2-RX	- MIPI CSI2 RX	HDMI 1.4a	HDMI 1.4a
•	2 Data Lanes x 1ch,	4Data LanesX1ch	4 Data Lanes x 1ch		
	1 Data lanes x1ch	 Parallel input 	- Parallel input		
		24bit@154MHz	24bit@154MHz		
Output	- MDDI1.2	 Parallel output 	- Parallel output	- MIPI CSI2-TX	- MIPI CSI2-TX
-	- Parallel 8bit@70MHz	24bit@100MHz	24bit@100MHz	4Data LanesX1ch	4 Data Lanes x 1ch
		- MIPI CSI2-TX	- MIPI CSI2-TX		
		4Data LanesX1ch	4Data LanesX1ch		
Note	-	-	- For Non HDI PCB	Audio Support	-Audio Support
			- Wider ball pitch version		-Scalar
			of TC358746A		-De-Interlace
PKG	VFBGA49	VFBGA72	TFBGA80	TFBGA64	TFBGA80
	3.5mm x 3.5mm	4.5mm x 4.5mm	7mmx7mm	6mm x 6mm	7mmx7mm
	0.4mm pitch	0.4mm pitch	0.65mm pitch	0.65mm pitch	0.65mm pitch
ES	Available	Available	Available	Available	Available
MP	Available	Available	Available	Available	Q3,2014



TC358774/75XBG (MIPI->LVDS Low Power Bridge)

Comparison between 764/65 and 774/75

		TC358764XBG	TC358765XBG	TC358774XBG	TC358775XBG
		103307047.04	1C336703ABG	103307747.00	1C330113ABG
Input DSI		MIPI DSI 4 lane	MIPI DSI 4 lane	MIPI DSI 4 lane	MIPI DSI 4 lane
Output	LVDS	1-link	1-link 2-link 1 link		2 link
Video Format		RGB565,RGB666,	RGB565,RGB666,	RGB565,RGB666,	RGB565,RGB666,
	DSI	RGB666 (loosely packed)	RGB666 (loosely packed)	RGB666 (loosely packed)	RGB666 (loosely packed)
		RGB888	RGB888	RGB888	RGB888
	LVDS	RGB565, RGB666, RGB888	RGB565, RGB666, RGB888	RGB565, RGB666, RGB888	RGB565, RGB666, RGB888
Video Size	LVDS	~WXGA 1280x800,1366x768@24bit	WUXGA1920x1200@18bit	1600x1200@24bit	WUXGA 1920x1200@24bit
Link Speed	DSI	Up to 800Mbps/Lane	Up to 800Mbps/Lane	Up to 1 Gbps/lane	Up to 1 Gbps/lane
	LVDS	85 MHz	170 MHz	135 MHz	270 MHz
I2C(100K/400K	Hz)	Slave/Master	Slave/Master	Slave/Master	Slave/Master
Power Supply		1.2V/1.8V ~ 3.3V/3.3V	1.2V/1.8V ~ 3.3V/3.3V	1.2V/1.8V	1.2V/1.8V
Power Consumption		75MHz LVDS	1920x1080 24bit @60fps	1366x1080 18bit@60fps	1920x1080 18bit @60fps
		(Single LVDS link)	(Dual LVDS link)	(Single LVDS link)	(Dual LVDS link)
		160 mW	275mW	68mW	95mW
Stand-by sate by				By STBY pin control	By STBY pin control
STBY pin		-	-	VDDIO=ON, VDDC=OFF state is possible	VDDIO=ON, VDDC=OFF state is possible
Package		5.0mmx5.0mmx1.2mm, BGA49 0.65mm Pitch	6.0mmx6.0mmx1.20mm BGA 64 0.65mm Pitch	5.0mmx5.0mmx1.2mm, BGA49 0.65mm Pitch	6.0mmx6.0mmx1.20mm BGA 64 0.65mm Pitch
Status		MP	MP	MP	MP

Advantage of TC358774/75

Low Power Consumption

1.8V LVDS PHY is adopted.

1920x1080 18bit @60fps TC358765XBG(Current Product) -> 275mW TC358775XBG -> 95mW

cutting off 65% power

1Gbps DSI input support

1Gbps/lane D-PHY is adopted.

1920x1200, 24bit 60fps is supported.

- High Speed LVDS Clock support

135MHz LVDS clock is supported.

Certain vender's LCD panel needs over 100MHz LVDS clock.

-Stand-by operation

Stand-by state -> Keep I/O power on and cut off core power is possible.

TC358774/75XBG can share LDO used for Host I/O.

Difference between 764/765 and 774/775

Common level of LVDS signal

TC358765XBG(Current Product) -> 1125mV~1375mV TC358774/75XBG -> 800mV~1000mV

- STBY signal

TC358774/75XBG


-> STBY pin is mapped to GPIO pin of TC358764/65XBG (GPIO4)

Voltage for LVDS part


```
TC358765XBG(Current Product) -> 3.3V (VDD_LVDS*_33)
TC358774/75XBG -> 1.8V (VDD_LVDS*_18)
```

* Pin distribution diagram of TC358764/65XBG and TC358774/75XBG is the same except for special function (STBY) added on GPIO4 pin.

TC358774/75XBG Setting Sequence generation tool (1)




TC358774/75XBG Setting Sequence generation tool (2)






TC358771/72XBG (MIPI->LVDS Bridge with Adaptive Backlight Control)

Display Bridge with Adaptive Backlight Control



■ Keeping Pin Compatibility with 774/775 except for PWM pin. TC358772 MP Saving power without a modification of the substrate circuit. TC358771 MP

Effect of Adaptive Backlight Control(1)






<Adaptive Backlight Control>

By using region-by-region (16 region) tone adjustment, good image quality can be kept in optimized Back Light

Effect of Adaptive Backlight Control(2)



Contents Base BL control *Enabled*

Ambient Light
Base BL control

Enabled

Contents: Movie

Feature of Display Bridge with Adaptive Back-light Control

- (1) Focusing on Backlight power which is most effective to total current consumption.
- (2) Based on TOSHIBA Digital TV technology
- (3) Cheaper than buffer solution by line buffer structure
- (4) Proven bridge structure by several APP venders
- (5) Easy to change from current product

<Main backlight control functions>

DRE function: Automatically control backlight level based on image contents

BLC function: Automatically control backlight level based on ambient light

GLB function: Adjust image contents based on target backlight level

H/W difference between DSI->LVDS Bridge chip

	TC358764/65	TC358774/75	TC358771/772
Feature	Base Product	-Low Power LVDS core	-Low Power LVDS core -Adaptive Backlight Control
Package		Same as 764/765	Same as 764/765
Pin function Difference	GPIO[4:0]	-GPIO4 is used as STBY input	-GPIO4 is used as STBY input -GPIO3 is uses as PWM control output
Power	LVDS Core Power =3.3V	LVDS Core Power =1.8V	LVDS Core Power =1.8V

TOSHIBALeading Innovation >>>

TC358734XBG (DSI->LVDS Buffer with Adaptive Backlight Control)

<Key word>
DSI -> LVDS
Embedded Frame memory
Adaptive Backlight Controller
WSVGA, XGA, WXGA, WUXGA

Feature of TC358734

<Function>

MIPI DSI -> LVDS conversion 18.5Mbit Frame memory Adaptive back light control

<DSI-RX>

1Gbps/lane * 4lane (1/2/3/4 lane operation is possible) Support up to 1920x1200 x 24bit

<LVDS-TX>

Supports single-link/dual-link
Maximum LVDS clock frequency of 135MHz

<Adaptive back light control>

Provides a proper backlight parameter to the environment light

<Power>

1.8V (Embedded Regulator)


<Package>

7.0mm x 7.0mm 0.65mm pitch 80balls BGA


<Schedule>

ES: Available, MP: 2014/Q3

Block Diagram



What is PSR?






Required Frame Memory size for PSR

WUXGA(1920x1200) : 52.7Mbit => 18.5Mbit(1/3 Comp)WQXGA(2560x1600) : 93.8Mbit => 15.6Mbit(1/6 Comp)



TC358743XBG (HDMI->MIPI-CSI2)

TC358743XBG Block Diagram



Feature of TC358743XBG (1)

< Function > HDMI -> MIPI CSI2 conversion

<HDMI-RX>

HDMI 1.4

- <Resolution, Format>
- Up to 1080p 60fps
- RGB, YCbCr444 24bpp 60fps, YCbCr422 24bpp 60pfs
- Max HDMI clock 165MHz
- 3D support

<HDCP> HDCP support

<Audio> Internal audio PLL tracks N/CTS value transmitted by ACR packet

<DDC, EDID> DDC, EDID support

<CSI2-TX>

MIPI-CSI2 Version 1.01 Rev.0.04

- Up to 1Gbps/lane 4lane
- RGB, YCbCr444 24bpp 60fps, YCbCr422 24bpp 60pfs
- Audio data can be embedded

Feature of TC358743XBG (2)

<Audio-output>

I2S, TDM (depending on HDMI input)

<Host-I/F>

I2C: For Configuration of chip

100k, 400k, 2M, 7bit slave address

<Power>

Core and MIPI: 1.2V

HDMI: 3.3V

APLL: 3.3V/2.5V

I/O: 1.8V~3.3V

* HDMI power is independent from other power.


Keep HDMI power-on while other powers shut down is possible.

* HDI(Hot Plug Detect Input) and DDC I2C are 5V tolerant.


<Package>

6mm x 6mm BGA, 0.65mm pitch 64 balls.


TC358743XBG Package



6mm x 6mm body



1.2mm(max) height




0.65mm ball pitch 64balls

TC358743XBG Ball distribution diagram


A1	A2	A3	A4	A5	A6	A7	A8
REXT	VSS	VPGM	BIASDA	DAOUT	PFIL	CSID3N	CSID3P
B1	B2	B3	B4	B5	B6	B7	B8
AVDD33	AVDD12	INT	IR	AVDD25	PCKIN	CSID2N	CSID2P
C1	C2	C3	C4	C5	C6	C7	C8
HDMICP	HDMICN	VDDC2	VSS	VSS	VDD_MIPI	CSICN	CSICP
D1	D2	D3	D4	D5	D6	D7	D8
HDMID0P	HDMID0N	AVDD12	VSS	VSS	VSS	CSID1N	CSID1P
E1	E2	E3	E4	E5	E6	E7	E8
HDMID1P	HDMID1N	VSS	VSS	TEST	VSS	CSID0N	CSID0P
F1	F2	F3	F4	F5	F6	F7	F8
HDMID2P	HDMID2N	AVDD33	VDDIO1	VDDC2	VDD_MIPI	A_SCK	A_SD
G1	G2	G3	G4	G5	G6	G7	G8
CEC	VDDC1	DDC_SDA	I2C_SDA	RESETN	EDID_SDA	A_WFS	A_OSCK
H1	H2	H3	H4	H5	H6	H7	H8
HPDO	HPDI	DDC_SCL	I2C_SCL	REFCLK	EDID_SCL	VDDIO2	VSS

Top View

TC358743XBG Setting Sequence generation tool (1)



TC358743XBG Setting Sequence generation tool (2)



TOSHIBALeading Innovation >>>

- TC358749XBG (HDMI->CSI2+Scalar/2D IP converter)
- TC358779XBG (HDMI->DSI+Scalar/2D IP converter)

Block diagram

TC358749XBG

Market

STB


Car entertainment
Flight entertainment
Game accessory
Tablet/ Smart monitor
etc.


TC358779XBG

Market

Monitors
Docking station
DSC

Game accessory





TC358749/TC358779 Feature

Basic feature(Same as TC358743)

- HDMI streams converted to MIPI® CSI-2 data
- MIPI CSI-2 4 data line to Application Processor interface
- HDMI 1.4a standard protocols (Up to 165MHz TMDS CLK)
- Supports 3D formats (FP, Side by side, Top and bottom)
- RGB to YCbCr Color space conversion

Additional feature

- Field(2D)de-interlacing (scaling) from 480i/1080i to 1080p
- Scaling of 720p video to 1080p @ 60fps
 - -> see detail scaling combination next page
- YCbCr to RGB Color space conversion
- Several Audio Interface
 - I2S (up to 8ch)
 - TDM (fixed 8ch)
 - SPDIF
 - MIPI SLIMbus I/F (up to 8ch)

Scaling for 720P and 1080P Display

HDMI input	CSI output
640x480 P	1280x720 P
720x480 I/P	1280x720 P
720x576 I/P	1280x720 P
1280x720 P	1280x720 P
1920x1080 I/P	1280x720 P

HDMI input	CSI output
640x480 P	1920x1080 P
720x480 I/P	1920x1080 P
720x576 I/P	1920x1080 P
1280x720 P	1920x1080 P
1920x1080 I/P	1920x1080 P

Scalar for 3D 720P and 1080P Display

HDMI input	CSI output
1280x720P FP	1280x720 FP
1280x720P SbS (half)	1280x720 SbS (full)
1280x720P T&B (half)	1280x720 T&B (full)
1920x1080P FP	1280x720 FP
1920x1080P SbS (half)	1280x720 SbS (full)
1920x1080P T&B (half)	1280x720 T&B (full)
1920x1080I SbS (half)	1280x720 SbS (full)

HDMI input	CSI output
1280x720P FP	1920x1080 FP*
1280x720P FP	1280x720P FP
1280x720P SbS (half)	1280x720 SbS (full)
1280x720P T&B (half)	1280x720 T&B (full)
1920x1080P FP	1920x1080 FP*
1920x1080P SbS (half)	1920x1080 SbS (full)*
1920x1080P T&B (half)	1920x1080 T&B (full)*
1920x1080P FP	1280x720 FP
1920x1080P SbS (half)	1280x720 SbS (full)
1920x1080P T&B (half)	1280x720 T&B (full)



TC358860XBG (eDP to DSI Bridge with video compression)

TC358860XBG


Features

Input	eDP (1,2,4Lane) Bit Rate 1.62/2.7/4.32/5.4Gbps
Output	MIPI DSI 1,2,3 or 4Lane × 2port Max 1.5Gbps/Lane
Data Compression	Data compression engine 2-to-1/3-to-1 selectable
Resolution	~ 4k2k 4096(H) x 2160(V)
Package (TBD)	PFVGA 64Pin 5.0mm×5.0mm,0.5mm Pitch
Power Supply	MIPI DPHY: 1.2V Core: 1.1V I/O & HPD: 1.8-3.3V
Status	Under Development ES: '14/Q2


The compression engine is provided to compress one line of video data into 1/2 or 1/3 data of its original size.

The compressed video is expected to be decompressed by LCD Drivers before displaying.

The compressed/de-compressed algorithm can produce visual lossless video stream.




Line Splitting for Dual DSI Link






System Application



	VESA Timing		Stream Bit Rate	eDP [Lane]			MIPI DSI (LCDD x 2) [Lane]		
	ສ 	[MHz]	[Gbps]	2.7Gbps	4.32Gbps	5.4Gbps	Non Comp	Compression 2 to 1	Compression 3 to 1
FHD	1920 x 1080 @60Hz	148.5	3.56	4	2	1	2 0.89[Gbps]	1 0.89[Gbps]	1 0.59[Gbps]
WUXGA	1920 x 1200 @60Hz CVT (Reduced Blanking)	154	3.70	4	2	1	2 0.92[Gbps]	1 0.92[Gbps]	1 0.62[Gbps]
WQXGA	2560 x 1600 @60Hz CVT (Reduced Blanking)	268.5	6.44	4	2	2	3 1.07[Gbps]	2 0.81[Gbps]	1 1.07[Gbps]
UHD	3840 x 2160 @60Hz	645	15.5	N/A	N/A	4	-	-	2 1.29[Gbps]

High Resolution Display System



TC358860XBG Features

Input	eDP (1,2,4Lane) Bit Rate 1.62/2.7/4.32/5.4Gbps
Output	MIPI DSI 1,2,3 or 4Lane × 2port Max 1.5Gbps/Lane
Compression Operation	Data compression engine 2-to-1/3-to-1 selectable
Resolution	~ 4k2k 4096(H) x 2160(V)
Package (TBD)	PFVGA 64Pin 5.0mm×5.0mm,0.5mm Pitch
Power Supply	MIPI DPHY: 1.2V Core : 1.1V I/O & HPD : 1.8-3.3V
Status	Under Development(ES: '14/5)

	VESA Timing	PCLK	Stream Bit Rate		eDP	[Lane]		MIPI DSI (LCDD x					
	3 - 3 - 3 - 3 - 3 - 3 - 3 - 3 - 3 - 3 -	[MHz]	110/12/21	[MHz]	[MHz]	[MHz] [Gbps]		2.7Gbps	4.32Gbps	5.4Gbps	Non Comp	Compression 2 to 1	Compression 3 to 1
FHD	1920 x 1080 @60Hz	148.5	3.56	4	2	1	2 0.89[Gbps]	1 0.89[Gbps]	1 0.59[Gbps]				
WUXGA	1920 x 1200 @60Hz CVT (Reduced Blanking)	154	3.70	4	2	1	2 0.92[Gbps]	1 0.92[Gbps]	1 0.62[Gbps]				
WQXGA	2560 x 1600 @60Hz CVT (Reduced Blanking)	268.5	6.44	4	2	2	3 1.07[Gbps]	2 0.81[Gbps]	1 1.07[Gbps]				
UHD	3840 x 2160 @60Hz	645	15.5	N/A	N/A	4	_	_	2 1.29[Gbps]				




Package variation for non HDI PCB TC358778XBG(RGB->DSI) TC358777XBG(DSI->DisplayPort(eDP))

Package for non HDI PCB

For PAD and PC application, TOSHIBA prepares 0.65mm pitch BGA for non HDI PCB. Signals and powers can be routed on one layer.

This package will be applied for TC358768AXBG(RGB->DSI) and TC358770AXBG(DSI->eDP(Display Port)).



~720p(720x1280),WXGA(1280x800),WXGA(1366x768), FullHD(1920x1080), WUXGA(1920x1200)



New IPAD Retina
WQXGA
(2560x1600)
Display Port Panel

Max resolution WQXGA(2560x1600), 24bpp, 60fps



Chip is same as TC358770AXBG

Package information of TC358778XBG(RGB->DSI)


	TC358768AXBG(current Product)	TC358778XBG(for non HDI PCB)
Package Body Size	4.5mm x 4.5mm	7mm x 7mm
Ball pitch	0.4mm	0.65mm
Pin counts	72pins	80pins

A 1	A2	A3	A4	A5	A6	A7	A8	A9
VSS	PD17	PD19	PD21	PD23	GPI02	I2C_SCL	MSEL	VSS
B1	B2	В3	В4	B5	В6	B7	B8	В9
VDDC	PD16	PD18	PD20	PD22	GPI01	I2C_SDA	RESX	VDDIO
C1	C2	C3	C4	C5	C6	C7	C8	C9
PD15	PD14	VSS	VSS	VSS	VSS	VDD_MIPI	MIPI_D3P	MIPI_D3N
D1	D2	D3				D7	D8	D9
PD13	PD12	VSS				VSS	MIPI_D2P	MIPI_D2N
E 1	E2	E3				E 7	E8	E9
VSS	VSS	VDDC				VDD_MIPI	MIPI_CP	MIPI_CN
F1	F2	F3				F7	F8	F9
VSS	VSS	VSS				VSS	MIPI_D1P	MIPI_D1N
G1	G2	G3	G4	G5	G6	G7	G8	G9
PD11	PD10	VDDIO	VSS	VSS	VDDIO	VDDIO	MIPI_D0P	MIPI_DON
H1	H2	Н3	H4	H5	Н6	H7	Н8	Н9
VDDC	PD8	PD6	PD4	PD2	PD0	PCLK	HSYNC	CS
J1	J2	J3	J4	J5	J6	J7	J8	J9
VSS	PD9	PD7	PD5	PD3	PD1	REFCLK	VSYNC	GPI00

A1	A2	A3	A4	A5	A6	A7	A8	A9	A10
VSS	PD17	PD19	PD21	PD23	GPIO2	VDDC	12C_SCL	MSEL	vss
B1	B 2	B 3	B4	B 5	B6	B 7	B8	B9	B10
VDDC	PD16	PD18	PD20	PD22	GPIO1	vss	I2C_SDA	RESX	VDDIO
C1	C2	C 3	C4	C 5	C6	C 7	C8	C9	C10
PD15	PD14							MIPI_D3P	MIPI_D3N
D1	D2	D3	D4	D 5	D6	D7	D8	D9	D10
PD13	PD12		vss	VSS	vss	vss		MIPI_D2P	MIPI_D2N
E1	E2	E3	E4	E 5	E 6	E 7	E8	E9	E10
PD11	PD10		vss	vss	vss	vss		vss	VDD_MIPI
F1	F2	F3	F4	F 5	F6	F7	F8	F9	F10
PD9	PD8		vss	vss	vss	vss		MIPI_CP	MIPI_CN
G1	G2	G3	G4	G 5	G6	G7	G8	G9	G 10
PD7	PD6		vss	vss	vss	vss		MIPI_D1P	MIPI_D1N
H1	H2	H3	H4	H5	Н6	H7	Н8	Н9	H10
VDDIO	vss							vss	VDD_MIPI
J1	J2	J3	J4	J 5	J6	J7	J8	J9	J10
PD4	PD2	PD0	VSS	vss	PCLK	HSYNC	cs	MIPI_D0P	MIPI_DON
K1	K2	K3	K4	K5	K6	K7	K8	K9	K10
PD5	PD3	PD1	VDDC	VDDIO	REFCLK	VSYNC	GPIO0	VDDIO	vss


Routing information of TC358778XBG(RGB->DSI)

A1	A2	A3	A4	A5	A6	A7	A8	A9	A10
	A2	Au	A4	AU	Α0			As	Alu
VSS	PD17	PD19	PD21	PD23	GPIO2	VDDC	12C_SCL	MSEL	VSS
B1	B 2	B3	B4	B 5	B6	B7	B8	B9	B10
VDDC	PD16	PD18	PD20	PD22	GPIO1	vss	I2C_SDA	RESX	VDDIO
C1	C2	C 3	C4	C 5	C6	C 7	C8	C9	C10
PD15	PD14							MIPI_D3P	MIPI_D3N
D1	D2	D3	D4	D 5	D6	D7	D8	D9	D10
PD13	PD12		vss	VSS	vss	VSS		MIPI_D2P	MIPI_D2N
E1	E2	E3	E4	E 5	E 6	E 7	E8	E9	E10
PD11	PD10		vss	vss	vss	vss		vss	VDD_MIPI
F1	F2	F3	F4	F 5	F6	F 7	F8	F9	F10
PD9	PD8		vss	vss	vss	vss		MIPI_CP	MIPI_CN
G1	G2	G3	G4	G5	G6	G7	G8	G9	G 10
PD7	PD6		vss	vss	vss	vss		MIPI_D1P	MIPI_D1N
H1	H2	H3	H4	H5	Н6	H7	H8	H9	H10
VDDIO	vss							vss	VDD_MIPI
J1	J2	J3	J4	J5	J6	J7	J8	J9	J10
PD4	PD2	PD0	vss	vss	PCLK	HSYNC	cs	MIPI_D0P	MIPI_DON
K1	K2	K3	K4	K5	K6	K7	K8	K9	K10
PD5	PD3	PD1	VDDC	VDDIO	REFCLK	VSYNC	GPIO0	VDDIO	VSS




Routing information of TC358777XBG(DSI->eDP)

A1	A2	A3	A4	A5	A6	A7	A8	A9	A10
DSI0DM_0	DSI0DP_0	VDD_DSI12	DSI1DM_3	DSI1DM_2	DSI1CM	VDD_DSI12	DSI1DM_1	DSI1DM_0	VDDIO
B1	B2	B3	B4	B5	B6	B7	B8	B9	B10
DSI0DM_1	DSI0DP_1	VSS	DSI1DP_3	DSI1DP_2	DSI1CP	VSS	DSI1DP_1	DSI1DP_0	RESX
C1	C2	C3	C4	C5	C6	C7	C8	C9	C10
DSI0CM	DSI0CP							SPI_SCLK	SPI_MISO
D1	D2	D3	D4	D5	D6	D7	D8	D9	D10
DSI0DM_2	DSI0DP_2		TEST5	TEST6	TEST7	TEST		SPI_SS	SPI_MOSI
E1	E2	E3	E4	E5	E6	E7	E8	E9	E10
DSI0DM_3	DSI0DP_3		vss	TEST3	TEST4	VPGM		INT	12S_OSCLK
F1	F2	F3	F4	F5	F6	F7	F8	F9	F10
VDDC	VSS		TEST9	VSS	TEST8	Disable_ ASSR		I2S_BCLK	I2S_DATA
G1	G2	G3	G4	G5	G6	G7	G8	G9	G10
PREC_RES_0	PREC_RES_1		DIFF_SE	TEST2	TEST10	VSS		SPI_I2C	12S_LRCLK
H1	H2	H3	H4	H5	H6	H7	H8	H9	H10
VDDC	VSS							HPD	VDD_PLL912
J1	J2	J3	J4	J5	J6	J7	J8	J9	J10
VDD_DP12	VSS_DP	DPLNP_0	VSS_DP	DPLNP_1	VSS_DP	DPLNP_2	VSS_DP	DPLNP_3	DPAUXP
K1	K2	K3	K4	K5	K6	K7	K8	K9	K10
VDD_PLL18	REFCLK	DPLNM_0	VDD_DP18	DPLNM_1	VDD_DP12	DPLNM_2	VDD_DP18	DPLNM_3	DPAUXM




PCB Dimensions for 0.65mm Pitch with Routing Track



La	yout constraints	
Α	Pad pitch	0.65 mm (26 mil)
В	Pad size	0.25mm
С	Mask opening	0.35mm
D	Mask spacing	0.3mm
Е	Trace width	4mil
F	Trace spacing	5.87mil

PCB Dimensions for 0.65mm Pitch with Via



	Layout constraints	
Н	Pad-to-via trace width	4mil
I	Via drill size	10mil
J	Via pad size	20mil

TOSHIBA

Leading Innovation >>>