PCI Express Multifunction I/O Board Instruction Manual

Model 826 | Rev.3.0.7 | February 2016



Designed and manufactured in the U.S.A.

Table of Contents

Chapter 1: Preliminary	1	5.3.3 S826_AdcSlotlistWrite	
1.1 Revision History		5.3.4 S826_AdcSlotlistRead	18
•		5.3.5 S826_AdcTrigModeWrite	
1.2 Handling Instructions		5.3.6 S826_AdcTrigModeRead	
1.3 Limited Warranty	2	5.3.7 S826_AdcEnableWrite	
Chapter 2: Introduction	3	5.3.8 S826_AdcEnableRead	
-		5.3.9 S826_AdcStatusRead	
2.1 Overview	3	5.3.10 S826_AdcRead	
2.1.1 Timestamp Generator		5.3.11 S826_AdcWaitCancel	23
2.1.2 Board Reset	4	Chapter 6: Analog Outputs	24
2.2 Hardware Configuration	4	6.1 Introduction	
2.3 Board Layout	5		
2.4 Cable Installation	5	6.1.1 Safemode	
		6.1.2 Reset State	
Chapter 3: Programming	6	6.2 Connector J1	
3.1 Thread Safety	6	6.3 Programming	25
3.1.1 Atomic Read-Modify-Write		6.3.1 S826_DacRangeWrite	
3.2 Event-Driven Applications		6.3.2 S826_DacDataWrite	
3.3 Error Codes		6.3.3 S826_DacRead	26
		Chapter 7: Counters	28
3.4 Open/Close Functions			
3.4.1 S826_SystemOpen		7.1 Introduction	
3.4.2 S826_SystemClose		7.1.1 ClkA, ClkB and IX Signals	
3.5 Status Functions		7.1.2 Quadrature Decoder	
3.5.1 S826_VersionRead		7.1.3 ExtIn Signal	
3.5.2 S826_TimestampRead	8	7.1.4 ExtOut Signal	
Chapter 4: Virtual Outputs	10	7.1.5 Snapshots	
-		7.1.6 Preloading	
4.1 Introduction		7.1.7 Tick Generator	
4.1.1 Safemode		7.1.8 Cascading	
4.2 Programming	. 10	7.1.9 Status LEDs	
4.2.1 S826_VirtualWrite	10	7.1.10 Reset State	
4.2.2 S826_VirtualRead		7.2 Connectors J4/J5	
4.2.3 S826_VirtualSafeWrite	11	7.2.1 Counter Signals	
4.2.4 S826_VirtualSafeRead	12	7.2.2 Application Connections	
4.2.5 S826_VirtualSafeEnablesWrite		7.3 Programming	
4.2.6 S826_VirtualSafeEnablesRead	13	7.3.1 S826_CounterSnapshotRead	
Chapter 5: Analog Inputs	14	7.3.2 S826_CounterWaitCancel	
		7.3.3 S826_CounterCompareWrite	
5.1 Introduction	14	7.3.4 S826_CounterCompareRead	
5.1.1 Triggering		7.3.5 S826_CounterSnapshot	
5.1.2 Burst Counter		7.3.6 S826_CounterRead	
5.1.3 Result Registers		7.3.7 S826_CounterPreloadWrite	
5.2 Connector J1	16	7.3.8 S826_CounterPreloadRead	
5.3 Programming	. 16	7.3.9 S826_CounterPreload	
5.3.1 S826_AdcSlotConfigWrite	16	7.3.10 S826_CounterStateWrite	
5.3.2 S826_AdcSlotConfigRead	17	7.3.11 S826_CounterStatusRead	
		7.3.12 S826_CounterExtInRoutingWrite	40

i

7.3.13 S826_CounterExtInRoutingRead41	8.3.12 S826_DioOutputSourceWrite	58
7.3.14 S826_CounterSnapshotConfigWrite41	8.3.13 S826_DioOutputSourceRead	59
7.3.15 S826_CounterSnapshotConfigRead42	8.3.14 S826_DioFilterWrite	59
7.3.16 S826_CounterFilterWrite43	8.3.15 S826_DioFilterRead	60
7.3.17 S826_CounterFilterRead44		C1
7.3.18 S826_CounterModeWrite44	Chapter 9: Watchdog Timer	61
7.3.19 S826_CounterModeRead46		61
7.3.20 Common Applications	9.1.1 Operation	61
Chapter 9: Digital I/O	9.1.2 Reset Out Circuit	62
Chapter 8: Digital I/O49	9.1.5 IIIIIdalizatioii	62
8.1 Introduction	9.2 Connector P2	62
8.1.1 Signal Routing Matrix49	9.3 Programming	62
8.1.2 Safemode	9.3.1 S826 WatchdogConfigWrite	
8.1.3 Edge Capture50	9.3.2 S826 WatchdogConfigRead	
8.1.4 Pin Timing	9 3 3 S826 WatchdogEnableWrite	
8.1.4.1 Noise Filter51	9.3.4 S826_WatchdogEnableRead	
8.1.5 Reset State	9.3.5 S826_WatchdogStatusRead	
8.2 Connectors J2/J3	9.3.6 S826_WatchdogKick	
8.3 Programming		
8.3.1 S826_DioOutputWrite		
8.3.2 S826_DioOutputRead52	C1	(7
8.3.3 S826_DioInputRead53	Chapter 10: Safemode Controller	6 /
8.3.4 S826_DioSafeWrite53	10.1 Introduction	67
8.3.5 S826_DioSafeRead54	10.1.1 Write Protection	67
8.3.6 S826_DioSafeEnablesWrite54	10.2 Programming	68
8.3.7 S826_DioSafeEnablesRead54		
8.3.8 S826_DioCapEnablesWrite55	10.2.2 S826_SafeControlRead	
8.3.9 S826_DioCapEnablesRead56	10.2.3 S826_SafeWrenWrite	
8.3.10 S826_DioCapRead56	10.2.4 S826_SafeWrenRead	
8.3.11 S826_DioWaitCancel57	1	
	Chapter 11: Specifications	71

Chapter 1: Preliminary

1.1 Revision History

Rev	Released	Description					
3.0.0	10/2012	Initial release.					
3.0.1	11/2012	Corrected S826_SafeWrenWrite() and S826_SafeWrenRead(). Added timing specs for DAC serializer.					
3.0.2	03/2013	Modified behavior of S826_DioCapRead().					
3.0.3	06/2013	Added hold registers; some rephrasing for clarity. FPGA version info now includes major and minor version numbers. Added DIO/counter input filter functions.					
3.0.4	07/2013	Fixed typo in S826_AdcRead().					
3.0.5	11/2013	Fixed broken link. Corrected explanations of safemode writes for DAC setpoint and range.					
3.0.6	12/2015	Clarified use of +5V power out at DIO/counter connectors. Expanded specs for DAC, ADC and DIO. Corrected table in section 5.2, pin 26.					
3.0.7	02/2016	Added storage temp to specs. Described heartbeat LED.					

1.2 Handling Instructions

The Model 826 circuit board contains electronic circuitry that is sensitive to Electrostatic Discharge (ESD).

Special care should be taken in handling, transporting, and installing circuit board to prevent ESD damage to the board. In particular:

- Do not remove the circuit board from its protective packaging until you are ready to install it.
- Handle the circuit board only at grounded, ESD protected stations.
- Remove power from the equipment before installing or removing the circuit board. In particular, disconnect all field wiring from the board before installing or removing the board from the backplane.

1.3 Limited Warranty

Sensoray Company, Incorporated (Sensoray) warrants the Model 826 hardware to be free from defects in material and workmanship and perform to applicable published Sensoray specifications for two years from the date of shipment to purchaser. Sensoray will, at its option, repair or replace equipment that proves to be defective during the warranty period. This warranty includes parts and labor.

The warranty provided herein does not cover equipment subjected to abuse, misuse, accident, alteration, neglect, or unauthorized repair or installation. Sensoray shall have the right of final determination as to the existence and cause of defect.

As for items repaired or replaced under warranty, the warranty shall continue in effect for the remainder of the original warranty period, or for ninety days following date of shipment by Sensoray of the repaired or replaced part, whichever period is longer.

A Return Material Authorization (RMA) number must be obtained from the factory and clearly marked on the outside of the package before any equipment will be accepted for warranty work. Sensoray will pay the shipping costs of returning to the owner parts that are covered by warranty. A restocking charge of 25% of the product purchase price will be charged for returning a product to stock.

Sensoray believes that the information in this manual is accurate. The document has been carefully reviewed for technical accuracy. In the event that technical or typographical errors exist, Sensoray reserves the right to make changes to subsequent editions of this document without prior notice to holders of this edition.

The reader should consult Sensoray if errors are suspected. In no event shall Sensoray be liable for any damages arising out of or related to this document or the information contained in it.

EXCEPT AS SPECIFIED HEREIN, SENSORAY MAKES NO WARRANTIES, EXPRESS OR IMPLIED, AND SPECIFICALLY DISCLAIMS ANY WARRANTY OF MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE. CUSTOMER'S RIGHT TO RECOVER DAMAGES CAUSED BY FAULT OR NEGLIGENCE ON THE PART OF SENSORAY SHALL BE LIMITED TO THE AMOUNT THERETOFORE PAID BY THE CUSTOMER. SENSORAY WILL NOT BE LIABLE FOR DAMAGES RESULTING FROM LOSS OF DATA, PROFITS, USE OF PRODUCTS, OR INCIDENTAL OR CONSEQUENTIAL DAMAGES, EVEN IF ADVISED OF THE POSSIBILITY THEREOF.

Third party brands, names and trademarks are the property of their respective owners.

Chapter 2: Introduction

2.1 Overview

Model 826 is a PCI Express board that features an assortment of I/O interfaces commonly used in measurement and control applications:

- 48 bidirectional digital I/O channels with edge detection and fail-safe output control.
- Eight 16-bit analog outputs (±10V, ±5V, 0-10V, 0-5V) with fail-safe output control.
- Sixteen 16-bit differential analog inputs ($\pm 10V$, $\pm 5V$, $\pm 2V$, $\pm 1V$) with hardware and software triggering.
- Six 32-bit counters. Clock inputs may be driven from external quadrature-encoded (e.g., incremental encoder) or single-phase sources. Inputs accept differential RS-422 or standard TTL/CMOS single-ended signals. Auxiliary inputs and outputs can be internally routed to digital I/O channels.
- Multistage watchdog timer that can activate fail-safe outputs and generate service requests.
- Fail-safe controller switches outputs to safe states upon watchdog timeout or external trigger.
- Signal routing matrix allows software to interconnect interfaces without external wiring.




Figure 1: Model 826 block diagram

Sensoray provides a free, comprehensive API (application programming interface) to facilitate the rapid development of polled, event-driven, or mixed-mode programs for Model 826. The API works in concert with the board's advanced architecture to support complex, high performance applications.

Standard headers are provided for connecting on-board peripherals to external circuitry. The board's low-profile headers allow it to fit comfortably into high-density systems, and an integral cable clamp keeps cables secure and organized.

On-board LEDs provide visual indications of the board's condition. The PWR indicator is lit when the on-board power supplies are operating. The HB (heartbeat) indicator flashes continuously when the board is operating normally. Six additional LEDs (E0-E5) indicate counter clock activity as explained in Status LEDs.

2.1.1 Timestamp Generator

A timestamp generator is shared by the analog input system and counter channels. The timestamp generator is a free-running 32-bit counter that increments every microsecond. The generator starts at zero counts upon board reset and overflows every 2³² microseconds (approximately 71.6 minutes). The timestamp counter is not writable, but the current timestamp counts can be read by calling the S826_TimestampRead function.

2.1.2 Board Reset

Upon power-up, or in response to a hardware reset, all interfaces and output signals are forced to their default initial states. The initial states of the interfaces are discussed in the interface chapters.

The HB (heartbeat) LED will begin to flash continuously when the reset signal terminates. This indicates normal operation of the board's core logic circuitry but does not reflect the health of any I/O interfaces.

2.2 Hardware Configuration


Up to sixteen model 826 boards can coexist in a single host computer. When more than one board is used, each board must be configured before installation. This is done by setting quad dip switch SW1, to assign to the board a unique identifier (board number) in the range 0 to 15.

By default, all model 826 boards are factory configured as board number 0. No reconfiguration is necessary if only one 826 board resides in the host computer; simply leave it configured at its default setting.

If more than one 826 board will be plugged into a common backplane, the boards must be configured so that each board has a unique board number. Board numbers are typically contiguous, though this is not required. For example, board numbers 0 and 3 could be assigned in a two-board system, though it would be more common to assign board numbers 0 and 1. This table shows the relationship between board number and switch settings:

Board Number	SW1-4	SW1-3	SW1-2	SW1-1	Notes
0	OFF	OFF	OFF	OFF	Factory default
1	OFF	OFF	OFF	ON	
2	OFF	OFF	ON	OFF	
3	OFF	OFF	ON	ON	
4	OFF	ON	OFF	OFF	
5	OFF	ON	OFF	ON	
6	OFF	ON	ON	OFF	
7	OFF	ON	ON	ON	
8	ON	OFF	OFF	OFF	
9	ON	OFF	OFF	ON	
10	ON	OFF	ON	OFF	
11	ON	OFF	ON	ON	
12	ON	ON	OFF	OFF	
13	ON	ON	OFF	ON	
14	ON	ON	ON	OFF	
15	ON	ON	ON	ON	

2.3 Board Layout



2.4 Cable Installation

The 826 board should be connected to external circuitry with Sensoray cables, model 826C1 (26 conductor, for counters) and 826C2 (50 conductor, for analog and digital I/O), which are specifically designed for this purpose. These cables feature thin, flat cable and low profile headers that allow the board to fit into high-density systems when loaded with a complete complement of five cables.

To install the cables (see above diagram):

- Loosen and remove the board's cable clamp (part of the hold-down bracket assembly).
- Pass each cable's low-profile end through the hold-down bracket (from left of bracket) and plug it into its connector.
- Install and tighten the cable clamp.

Chapter 3: Programming

A software developers kit (SDK) for Model 826 is available for download from Sensoray's web site. The SDK includes Linux and Windows device drivers, sample application programs, and an application programming interface (API) that is supplied as a both a Windows dynamic link library (DLL) and a Linux static library. The API core is available in source code form to OEMs who need to port the API to other operating systems.

This chapter provides an overview of the API and discusses functions that are used in all applications. Later chapters discuss API functions that are specific to the board's I/O systems.

3.1 Thread Safety

API functions are thread and process safe when they are not used to access shared hardware resources. For example, consider the case of an API function that is used to control general-purpose digital I/O (DIO) outputs where two threads or processes can call the function simultaneously. The function is guaranteed to be thread and process safe if those threads or processes interact with mutually exclusive DIOs. However, if the threads or processes attempt to manipulate the same DIO, that DIO will be a shared resource and the function is not guaranteed to be thread/process safe.

3.1.1 Atomic Read-Modify-Write

To facilitate high-performance thread-safe behavior, many of the API functions include a "mode" argument that specifies how a register write operation is to be performed. The mode argument works in conjunction with a bit-set and bit-clear hardware function that is implemented on many of the board's interface control registers.

mode	Operation
0	Write all data bits unconditionally. All register bits are programmed to explicit values.
1	Clear (program to '0') all register bits that have '1' in the corresponding data bit. All other register bits are unaffected.
2	Set (program to '1') all register bits that have '1' in the corresponding data bit. All other register bits are unaffected.

For example, if mode=2 and the data value is 0x00000003, register bits 0 and 1 will be set to '1' and all other register bits will retain their previous values.

3.2 Event-Driven Applications

Event-driven applications can be implemented by calling the API's blocking functions: S826_CounterSnapshotRead, S826_AdcRead, S826_DioCapRead, and S826_WatchdogEventWait. These functions can be used to block the calling thread while it waits for hardware signal events. Blocking functions will return immediately (without blocking) if the event occurs before the function is called.

All of the blocking functions include a "tmax" argument that specifies how long, in microseconds, to wait for events:

tmax	Blocking function behavior
0	Return immediately even if event has not occurred (never blocks).
1 to 4294967294	Block until event occurs or tmax microseconds elapse, whichever comes first. This corresponds to times ranging from 1 microsecond to approximately 71.6 minutes.
S826_WAIT_INFINITE	Block until event occurs, with no time limit.

Note that non-realtime operating systems (such as Windows) may not respond to events with deterministic timing. The responsiveness of such systems can depend on a number of factors including CPU loading, thread and process priorities, memory capacity and architecture, core architecture and count, and clock frequency.

3.3 Error Codes

Most of the API functions return an error code. These functions return zero if no errors are detected, otherwise a negative value will be returned that indicates the type of error that occurred.

Error Code	Value	Description
S826_ERR_OK	0	No errors.
S826_ERR_BOARD	-1	Invalid board number.
S826_ERR_VALUE	-2	Illegal argument value.
S826_ERR_NOTREADY	-3	Device was busy or unavailable, or wait timed out.
S826_ERR_CANCELLED	-4	Blocking function was canceled.
S826_ERR_DRIVER	-5	Driver call failed.
S826_ERR_MISSEDTRIG	-6	ADC trigger occurred while previous conversion burst was in progress.
S826_ERR_DUPADDR	-9	Two 826 boards are set to the same board number. Change DIP switch settings.
S826_ERR_BOARDCLOSED	-10	Addressed board is not open.
S826_ERR_CREATEMUTEX	-11	Failed to create internal mutex.
S826_ERR_MEMORYMAP	-12	Failed to map board into memory space.
S826_ERR_MALLOC	-13	Failed to allocate memory.
S826_ERR_FIFOOVERFLOW	-15	Counter channel's snapshot FIFO overflowed.
S826_ERR_OSSPECIFIC	-1xx	Error specific to the operating system. Contact Sensoray.

3.4 Open/Close Functions

3.4.1 S826_SystemOpen

The S826 SystemOpen function detects all Model 826 boards and enables communication with the boards.

```
int S826_SystemOpen(void);
```

Return Values

If the function succeeds, the return value is a set of bit flags indicating all detected 826 boards. Each bit position corresponds to the board number programmed onto a board's switches (see "Hardware Configuration"). For example, bit 0 will be set if an 826 with board number 0 is detected. The return value will be zero if no boards are detected, or positive if one or more boards are detected without error.

If the function fails, the return value is an error code (always a negative value). S826_ERR_DUPADDR will be returned if two boards are detected that have the same board number.

Remarks

This function must be called by a process before interacting with any 826 boards. The function allocates system resources that are used internally by other API functions. S826_SystemClose must be called once, for each call to S826_SystemOpen, to free the resources when they are no longer needed (e.g., when the 826 application program terminates). The board's circuitry is not reset by this function; all registers and I/O states are preserved.

S826_SystemOpen should be called once by every process that will use the 826 API. In a multi-threaded process, call the function once before any other API functions are called; all threads belonging to the process will then have access to all 826 boards in the system.

3.4.2 S826 SystemClose

The S826_SystemClose function frees all of the system resources that were allocated by S826_SystemOpen and disables communication with all 826 boards.

```
int S826 SystemClose();
```

Return Values

The return value is always zero.

Remarks

This function should be called when a process (e.g., an application program) has finished interacting with the board's I/O interfaces, to free system resources that are no longer needed. Any API functions that are blocking will return immediately, with return value S826_ERR_SYSCLOSED. The board's circuitry is not reset by this function; all registers and I/O states are preserved.

3.5 Status Functions

3.5.1 S826_VersionRead

The S826 VersionRead function returns API, driver, and board version information.

Parameters

board

826 board number. This must match the settings of the board's dip switches as described in section 2.2.

api

Pointer to a buffer that will receive the API version info. The hexadecimal value is formatted as 0xXXYYZZZZ, where XX = major version, YY = minor version, and ZZZZ = build.

driver

Pointer to a buffer that will receive the driver version info. The hexadecimal info is formatted as 0xXXYYZZZZ, where XX = major version, YY = minor version, and ZZZZ = build.

boardrev

Pointer to a buffer that will receive the version number of the 826's circuit board.

fpgarev

Pointer to a buffer that will receive the board's FPGA version info. The hexadecimal info is formatted as 0xXXYYZZZZ, where XX = major version, YY = minor version, and ZZZZ = build.

Return Values

If the function succeeds, the return value is zero.

If the function fails, the return value is an error code.

3.5.2 S826_TimestampRead

The S826 TimestampRead function returns the current value of the timestamp generator.

board

826 board number. This must match the settings of the board's dip switches as described in section 2.2.

timestamp

Pointer to buffer that will receive the timestamp. The returned value is the contents of the timestamp generator at the moment the function executes.

Return Values

If the function succeeds, the return value is zero.

If the function fails, the return value is an error code.

Remarks

This function can be used to monitor elapsed times with microsecond level resolution, independent of the type of operating system being used.

Chapter 4: Virtual Outputs

4.1 Introduction

The board has six virtual digital output channels, numbered 0 to 5, that can be used by software to signal various interfaces on the board. The virtual output channels are physical circuits that are architecturally similar to the board's general-purpose digital output channels, but they cannot be routed to the board's headers or connected to external circuitry.

Each virtual output channel is connected to the board's internal signal routing matrix, which in turn routes the channel's output signal to other on-board interfaces under program control. A virtual output channel can be routed to the ExtIn input of one or more counter channels, or to the ADC trigger input, or to combinations of these.




Figure 2: Virtual output channel (1 of 6)

4.1.1 Safemode

Safemode is activated when the SAF signal (see Figure 2) is asserted. When operating in safemode, the virtual output state is determined by the Safe Enable and Safe Data registers: when Safe Enable equals '1' the pin will be driven to the fail-safe value stored in Safe Data; when Safe Enable equals '0' the pin will output the normal runmode signal from its output register.

Upon board reset, the Safe Enable register is set to '1' so that the virtual output will exhibit fail-safe behavior by default (i.e., it will output the contents of the Safe Data register when SAF is asserted). Fail-safe operation can be disabled for a virtual output channel by programming its Safe Enable register to '0'.

The Safe Data register is typically programmed once (or left at its default value) by the application when it starts, though it may be changed at any time if required by the application. It can be written to only when the SWE bit is set to '1'. See "Safemode Controller" for more information about safemode.

4.2 Programming

The virtual output API functions employ individual bits to convey information about the virtual output channels, wherein each bit represents the information for one channel. The information is organized into a single quadlet as follows (e.g., "v5" = virtual output channel 5):

Bi	t	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
DI	o	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	v5	v4	v3	v2	v1	v0

4.2.1 S826 VirtualWrite

The S826 VirtualWrite function programs the virtual output registers.

board

826 board number. This must match the settings of the board's dip switches as described in section 2.2.

data

Normal (runmode) output data for the six virtual channels (see Section 4.2).

mode

Write mode for data: 0 = write, 1 = clear bits, 2 = set bits (see "Atomic Read-Modify-Write").

Return Values

If the function succeeds, the return value is zero.

If the function fails, the return value is an error code.

Remarks

In mode zero, this function will unconditionally write new values to all virtual output registers. In modes one and two, the function will selectively clear or set any arbitrary combination of output registers; data bits that contain logic '1' indicate virtual output registers that are to be modified, while all other output registers will remain unchanged. Modes one and two can be used to ensure thread-safe operation as they atomically set or clear the specified bits.

4.2.2 S826_VirtualRead

The S826_VirtualRead function reads the programmed states of all virtual output registers.

Parameters

board

826 board number. This must match the settings of the board's dip switches as described in section 2.2.

data

Pointer to a buffer (see Section 4.2) that will receive the output register states.

Return Values

If the function succeeds, the return value is zero.

If the function fails, the return value is an error code.

Remarks

This function returns the output register states.

4.2.3 S826_VirtualSafeWrite

The S826 VirtualSafeWrite function programs the virtual output channel Safe registers.

board

826 board number. This must match the settings of the board's dip switches as described in section 2.2.

data

Pointer to data array (see Section 4.2) to be programmed into the Safe registers.

mode

Write mode for data: 0 = write, 1 = clear bits, 2 = set bits (see "Atomic Read-Modify-Write").

Return Values

If the function succeeds, the return value is zero.

If the function fails, the return value is an error code.

Remarks

This function should only be called when the SWE bit is set (see S826_SafeWrenWrite). The function will fail without notification (return S826_ERR_OK) if SWE=0 (see Section 10.1.1).

4.2.4 S826 VirtualSafeRead

The S826 VirtualSafeRead function returns the contents of the virtual output channel Safe registers.

Parameters

board

826 board number. This must match the settings of the board's dip switches as described in section 2.2.

data

Pointer to a buffer (see Section 4.2) that will receive the Safe register states.

Return Values

If the function succeeds, the return value is zero.

If the function fails, the return value is an error code.

4.2.5 S826_VirtualSafeEnablesWrite

The S826 VirtualSafeEnablesWrite function programs the virtual output channel Safe Enable registers.

Parameters

board

826 board number. This must match the settings of the board's dip switches as described in section 2.2.

enables

Pointer to array of values (see Section 4.2) to be programmed into the Safe Enable registers.

Return Values

If the function succeeds, the return value is zero.

If the function fails, the return value is an error code.

Remarks

This function should only be called when the SWE bit is set (see S826_SafeWrenWrite). The function will fail without notification (return S826 ERR OK) if SWE=0 (see Section 10.1.1).

4.2.6 S826_VirtualSafeEnablesRead

The S826 VirtualSafeEnablesRead function returns the contents of the virtual output channel Safe Enable registers.

Parameters

board

826 board number. This must match the settings of the board's dip switches as described in section 2.2.

enables

Pointer to a buffer (see Section 4.2) that will receive the Safe Enable register contents.

Return Values

If the function succeeds, the return value is zero.

If the function fails, the return value is an error code.

Chapter 5: Analog Inputs

5.1 Introduction

The board's analog input system consists of the following major elements:

- Analog multiplexer (Mux) selects one of 16 differential input pairs (channels) for conversion.
- Programmable gain amplifier (PGA) applies voltage gain of 1, 2, 5, or 10 to the selected input.
- Analog-to-digital converter (ADC) performs an analog-to-digital conversion in three microseconds or less.
- **Controller** manages operation of the analog input system.




Figure 3: Analog input system

Analog-to-digital (A/D) conversions are performed in bursts of up to 16 conversions. Each conversion takes place in a timeslot (called a *slot*), which is a reserved time interval within a burst. During a burst, slots are processed in numerical order beginning with slot 0 and ending with slot 15.

Every slot has three attributes that are programmed into its slot configuration register via the S826_AdcSlotConfigWrite function:

- **Analog channel number:** designates the analog input channel that will be digitized when the slot is processed. Any of the 16 channels may be assigned to any slot. A channel may be assigned to two or more slots if desired.
- PGA gain: specifies the analog gain to apply to the analog input signal.
- Settling time: specifies the delay from analog multiplexer switching to start of digitization.

The slotlist register designates each slot as either active or inactive; this is programmed via the S826_AdcSlotlistWrite function. When a burst occurs, each slot is processed according to the slotlist. An active slot is processed by performing one A/D conversion; its total time is the sum of its settling time plus a fixed conversion time. Inactive slots are skipped and consume no time during a burst (the slot configuration register is ignored for an inactive slot). The total processing time of each slot is configurable, from zero (inactive slot) to approximately 335 milliseconds, in one-microsecond increments.

ADC conversions are disabled upon board reset. Typically, an application program will configure the ADC system (by programming slotlist and slot configuration registers) before enabling conversions, though this is not required. The slotlist and slot configuration registers may be reprogrammed at any time, even when conversions are enabled.

5.1.1 Triggering

The trigger mode register determines which of two triggering modes, *triggered* or *continuous*, will be used to initiate conversion bursts. In triggered mode each burst must be initiated by a trigger signal, whereas in continuous mode the trigger signal is ignored and conversion bursts will automatically execute one after another with no idle time between bursts. The trigger mode and trigger signal source are programmed by calling S826 AdcTrigModeWrite.

When operating in triggered mode, S826_AdcTrigModeWrite selects one of the following signals to serve as the trigger:

- Any of the 48 general purpose digital I/O (DIO) channels. This enables an external digital signal to trigger bursts. When a DIO channel is used to trigger A/D conversions, the timing of the trigger signal is constrained by the DIO subsystem. See DIO "Pin Timing" for more information.
- Any of the six counter ExtOut signals. This enables a counter to periodically trigger ADC bursts. The selected counter output is internally routed to the ADC trigger input; no external wiring is required.
- Any of the six virtual digital outputs. This enables software to trigger ADC bursts by writing to a virtual output. See Virtual Outputs for more information. The selected virtual output is internally routed to the ADC trigger input; no external wiring is required.

5.1.2 Burst Counter

The controller maintains an 8-bit burst counter that indicates the number of conversion bursts since the ADC was enabled. The burst counter is zeroed upon board reset and whenever the ADC is disabled. The counter increments at the end of each burst and overflows to zero when incrementing from 255. The burst count is passed to the host along with every ADC sample so that the program can determine which burst a sample belongs to.

In triggered mode, the burst count can be used to keep track of the number of received triggers. If a trigger occurs while a burst is in progress, a MissedTrigger flag is set and the trigger will be ignored. After this happens, the burst count will no longer accurately indicate the number of received triggers (accuracy can be restored by disabling and then re-enabling ADC conversions).

5.1.3 Result Registers

Each slot has a result register that stores the slot's most recently acquired result, which is a set of four values: ADC output data, timestamp (which indicates the time the result was acquired), burst count, and overrun flag. Each slot also has a hold register that caches a result while it is being read by the host computer. The hold register ensures that the result's four component values will remain correlated if a new result is captured while the previous result is being read.

During a burst, the controller processes each slot by performing a sequence of operations. First it switches the analog multiplexer to the desired differential input pair and programs the gain and then, if the slot has a non-zero settling time, it waits for the settling time to elapse. When the settling time has elapsed, the controller starts an analog-to-digital conversion. At the moment the conversion completes, the four component values that comprise the result are simultaneously sampled and copied to the result register.

A new result will always overwrite the previous result, even if the previous result has not been read. If the previous result has not yet been read when a new result is written, the overrun flag will be set to '1'; otherwise it will be set to '0'.

Sixteen hardware status flags (one per slot) indicate unread results. A status flag is set when the controller writes a new result to the associated result register, and reset when the program reads the result. Results are read by calling the S826_AdcRead function. The S826_AdcStatusRead function can be called to check the status flags without returning results or altering status flags.

5.2 Connector J1

All analog input and output signals are available at connector J1.

J1 Pinout

		91
Pin	Name	Function
1	GND	Power supply common
2	GND	Power supply common
3	-AINO	Analog input (-) channel 0
4	+AINO	Analog input (+) channel 0
5	-AIN1	Analog input (-) channel 1
6	+AIN1	Analog input (+) channel 1
7	-AIN2	Analog input (-) channel 2
8	+AIN2	Analog input (+) channel 2
9	-AIN3	Analog input (-) channel 3
10	+AIN3	Analog input (+) channel 3
11	-AIN4	Analog input (-) channel 4
12	+AIN4	Analog input (+) channel 4
13	-AIN5	Analog input (-) channel 5
14	+AIN5	Analog input (+) channel 5
15	-AIN6	Analog input (-) channel 6
16	+AIN6	Analog input (+) channel 6
17	-AIN7	Analog input (-) channel 7
18	+AIN7	Analog input (+) channel 7
19	GND	Power supply common
20	GND	Power supply common
21	-AIN8	Analog input (-) channel 8
22	+AIN8	Analog input (+) channel 8
23	-AIN9	Analog input (-) channel 9
24	+AIN9	Analog input (+) channel 9
25	-AIN10	Analog input (-) channel 10

Pin	Name	Function
26	+AIN10	Analog input (+) channel 10
27	-AIN11	Analog input (-) channel 11
28	+AIN11	Analog input (+) channel 11
29	-AIN12	Analog input (-) channel 12
30	+AIN12	Analog input (+) channel 12
31	-AIN13	Analog input (-) channel 13
32	+AIN13	Analog input (+) channel 13
33	-AIN14	Analog input (-) channel 14
34	+AIN14	Analog input (+) channel 14
35	-AIN15	Analog input (-) channel 15
36	+AIN15	Analog input (+) channel 15
37	GND	Power supply common
38	GND	Power supply common
39	GND	Power supply common
40	GND	Power supply common
41	AOUT4	Analog output channel 4
42	AOUT0	Analog output channel 0
43	AOUT5	Analog output channel 5
44	AOUT1	Analog output channel 1
45	AOUT6	Analog output channel 6
46	AOUT2	Analog output channel 2
47	AOUT7	Analog output channel 7
48	AOUT3	Analog output channel 3
49	GND	Power supply common
50	GND	Power supply common

5.3 Programming

5.3.1 S826_AdcSlotConfigWrite

The S826 AdcSlotConfigWrite function configures a timeslot.

Parameters

board

826 board number. This must match the settings of the board's dip switches as described in section 2.2.

slot

Timeslot number in the range 0 to 15.

chan

Analog input channel number in the range 0 to 15.

tsettle

Microseconds to allow the analog input to settle before conversion, in the range 0 to 335,544.

range

Enumerated value that specifies the analog input voltage range. This determines the analog gain that will be applied to the input signal before digitization.

range	PGA Gain	Analog Input Range	Notes
0	x1	-10V to +10V	Default upon reset
1	x2	-5V to +5V	
2	x5	-2V to +2V	
3	x10	-1V to +1V	

Return Values

If the function succeeds, the return value is zero.

If the function fails, the return value is an error code.

Remarks

The settings established by this function will be used the next time the slot is converted and remain in effect until changed by another call to this function or a board reset.

The maximum total time for each slot is *tsettle*+3 µs. Sufficient settling time must be allowed when different channels are being digitized so that each input signal has time to stabilize before digitization. If a single channel is being digitized in multiple, consecutive slots, only the first of its slots must allow for settling time; subsequent slots may have zero settling time because the channel will already be settled. Similarly, if only one channel is being digitized (even if it is being digitized multiple times in different slots), all settling times may be set to zero because no channel switching will occur.

The ADC data latency is greater than the slot time because an additional 1µs is needed to fetch the digitized data after each conversion. The data latency is only incurred once per burst, because the ADC controller always fetches data from the previous conversion while the next conversion is in progress. Consequently, the elapsed time from hardware trigger to burst completion (in microseconds) is

$$t_{burst} \le 1 + 3 \cdot NumTimeslots + \sum t_{settle}$$

5.3.2 S826_AdcSlotConfigRead

The S826_AdcSlotConfigRead function returns the configuration of a timeslot.

Parameters

board

826 board number. This must match the settings of the board's dip switches as described in section 2.2.

slot

Timeslot number in the range 0 to 15.

chan

Buffer that will receive the analog input channel number.

tsettle

Buffer that will receive the analog settling time in microseconds.

range

Buffer that will receive the analog input voltage range code, as specified in S826 AdcSlotConfigWrite.

Return Values

If the function succeeds, the return value is zero.

If the function fails, the return value is an error code.

Remarks

This function returns the settings established by a board reset or previous call to S826_AdcSlotConfigWrite.

5.3.3 S826_AdcSlotlistWrite

The S826 AdcSlotlistWrite function programs the conversion slot list.

Parameters

board

826 board number. This must match the settings of the board's dip switches as described in section 2.2.

slotlist

List of slots to be digitized during subsequent conversion bursts, one bit per slot. Bits 0 to 15 correspond to slots 0 to 15, respectively. Each bit that is set to logic '1' will cause the corresponding slot to be digitized, while '0' will cause the slot to be skipped.

mode

Write mode for slotlist: 0 = write, 1 = clear bits, 2 = set bits (see "Atomic Read-Modify-Write").

Return Values

If the function succeeds, the return value is zero.

If the function fails, the return value is an error code.

Remarks

The settings established by this function will be used the next time a slot is digitized and remain in effect until changed by another call to this function or a board reset.

In mode zero, this function will unconditionally write a new slotlist. In modes one and two, the function will selectively set or clear any arbitrary combination of slots; slotlist bits that contain logic '1' indicate slots that are to be modified, while all other slots will remain unchanged. Modes one and two can be used to guarantee thread-safe operation as they atomically enable or disable the specified slots without affecting any other slots.

5.3.4 S826_AdcSlotlistRead

The S826 AdcSlotlistRead function returns the conversion slot list.

board

826 board number. This must match the settings of the board's dip switches as described in section 2.2.

slotlist

Pointer to a buffer that will receive the slotlist. In the received value, bits 0 to 15 correspond to slots 0 to 15. For each bit: '1' = active (slot will be digitized during bursts), '0' = inactive (slot will be skipped during bursts).

Return Values

If the function succeeds, the return value is zero.

If the function fails, the return value is an error code.

Remarks

This function returns the current slotlist, which was previously programmed by S826_AdcSlotlistWrite or cleared by a board reset.

5.3.5 S826_AdcTrigModeWrite

The S826 AdcTrigModeWrite function programs the ADC triggering mode.

Parameters

board

826 board number. This must match the settings of the board's dip switches as described in section 2.2.

trigmode

Hardware trigger configuration:

Bit	Function	Description
31-8	Reserved	Set all bits to 0.
7	Trigger enable	Set to 1 to enable hardware triggering (triggered mode), or 0 to disable hardware triggering (continuous mode).
6	Trigger polarity	1 selects rising edge; 0 selects falling edge. This is ignored if hardware triggering is disabled.
5-0	Trigger source	Hardware trigger signal source (ignored if hardware triggering is disabled):
		0-47 = DIO channel $0-47$.
		48-53 = ExtOut signal from counter channel 0-5.
		54-59 = Virtual digital output channel 0-5.

Return Values

If the function succeeds, the return value is zero.

If the function fails, the return value is an error code.

Remarks

The settings established by this function take effect upon the next conversion burst and remain in effect until changed by another call to this function or a board reset. Hardware triggering is disabled upon board reset.

5.3.6 S826_AdcTrigModeRead

The S826 AdcTrigModeRead function reads the ADC triggering mode.

Parameters

board

826 board number. This must match the settings of the board's dip switches as described in section 2.2.

trigmode

Pointer to a buffer that will receive the hardware trigger configuration. See S826_AdcTrigModeWrite for the format of this value

Return Values

If the function succeeds, the return value is zero.

If the function fails, the return value is an error code.

5.3.7 S826_AdcEnableWrite

The S826_AdcEnableWrite function enables or disables ADC conversions.

Parameters

board

826 board number. This must match the settings of the board's dip switches as described in section 2.2.

enable

Set to 1 to enable, or 0 to disable ADC conversion bursts. Conversion bursts are disabled by default upon board reset.

Return Values

If the function succeeds, the return value is zero.

If the function fails, the return value is an error code.

Remarks

When enable is false, any conversion burst that is currently in progress will be terminated and all results and overrun status flags are reset. When enable is true, the resulting behavior depends on the trigger mode:

Continuous mode

The first conversion burst will begin immediately, followed by additional bursts. Each subsequent burst begins immediately after the preceding burst ends. Back-to-back bursts will continue until ADC conversions are disabled.

Triggered mode

A single conversion burst will begin in response to the next trigger and conversions will cease upon completion of that burst. Each subsequent trigger will cause another single burst. Triggers have no effect when ADC conversions are disabled.

5.3.8 S826_AdcEnableRead

The S826 AdcEnableRead function returns the enable status of the ADC system.

board

826 board number. This must match the settings of the board's dip switches as described in section 2.2.

enable

Buffer that will receive the ADC system enable status: 1 = enabled, 0 = disabled.

Return Values

If the function succeeds, the return value is zero.

If the function fails, the return value is an error code.

Remarks

This function returns the ADC system's enable status that was previously configured by a board reset or a call to S826 AdcEnableWrite.

5.3.9 S826 AdcStatusRead

The S826 AdcStatusRead function reads the ADC conversion status.

Parameters

board

826 board number. This must match the settings of the board's dip switches as described in section 2.2.

status

Pointer to a buffer that will receive the conversion status for all slots. Each bit corresponds to one slot; bits 0 to 15 correspond to slots 0 to 15. A bit will be set to '1' if new (unread) data is available in the slot's result register, or '0' when the result register is empty (or has been read).

Return Values

If the function succeeds, the return value is zero.

If the function fails, the return value is an error code.

Remarks

This function returns status information without altering the state of the ADC system.

5.3.10 S826_AdcRead

The S826_AdcRead function fetches ADC data from one or more timeslots.

board

826 board number. This must match the settings of the board's dip switches as described in section 2.2.

buf

Pointer to a buffer that will receive ADC results for the sixteen possible slots. The buffer must be large enough to accommodate sixteen values regardless of the number of active slots. Each slot is represented by a 32-bit value, which is stored at buf[SlotNumber]:

3	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	BSTNUM V					0	00000	0										ADC	VAL												

Field	Description
BSTNUM	Burst number. This indicates the ADC burst number corresponding to the ADC data. It can be used to time-correlate the ADC data if $V = '1'$. The burst number is incremented at the end of each burst; it restarts at zero at the end of burst number 255.
V	Data Overwritten flag. When set to '1' this indicates the previous ADC result was overwritten by a new result before it was read.
ADCVAL	ADC data, expressed as 16-bit signed integer:

Analo	og Voltage	ADCVAL
-10V	to +10V	0x8000 to 0x7FFF
-5V t	to +5V	0x8000 to 0x7FFF
-2V t	to +2V	0x8000 to 0x7FFF
-1V t	to +1V	0x8000 to 0x7FFF

tstamp

Pointer to a buffer that will receive the timestamps corresponding to ADC results. The buffer must be large enough to accommodate sixteen values regardless of the number of active slots. Each timestamp indicates the moment in time that its corresponding ADCVAL was acquired. For any given slot, the slot's timestamp will be stored in tstamp[SlotNumber]. The application may set this to NULL if timestamps are not needed.

slotlist

Pointer to a buffer containing bit flags, one bit per slot, that indicate slots of interest. Bits 0-15 correspond to slots 0-15. Before calling the function, set to '1' all bits that correspond to slots of interest. When the function returns, the buffer contents will have been changed so that '1' indicates a slot has new data in buf and '0' indicates no new data.

tmax

Maximum time, in microseconds, to wait for ADC data. See "Event-Driven Applications" for details.

Return Values

If the function succeeds, the return value is zero.

If the function fails, the return value is an error code.

Remarks

This function reads the result registers of an arbitrary set of slots and copies the results to buf. As many as sixteen results (one per slot) may be copied to buf each time the function is called. Over-range and under-range conditions are indicated by maximum or minimum data values for the selected input range, respectively; there are no special status flags that indicate these conditions.

Before calling the function, one or more slotlist bits must be set to indicate the slots of interest. Only new, unread results are copied to buf. If a slot is not of interest or has not been converted since it was last read, its buf value will not change. In all cases (even when the function returns an error), when the function returns, slotlist will indicate the slots of interest that have new buf values.

The function will operate in either blocking or non-blocking mode depending on the value of tmax. If tmax is zero, the function will return immediately. If tmax is greater than zero, the calling thread will block until all requested data is available or tmax elapses. In either case, the function will copy to buf all data from slots of interest that have a new result. The function will return S826 ERR NOTREADY if any of the requested slot data is unavailable.

This function will return S826_ERR_CANCELLED if, while it is blocking, another thread calls S826_AdcWaitCancel to cancel waits on any of the slots of interest. It will return immediately if the wait criteria is completely satisfied due to the wait cancellations, otherwise it will continue to block and return when all remaining wait criteria is satisfied. S826_ERR_BOARDCLOSED will be returned immediately if S826_SystemClose executes while this function is blocking. In either case, no result data will be copied to buf.

In triggered mode, the board's internal MissedTrigger error flag will be set if a trigger occurs while an ADC burst is in progress. When the MissedTrigger flag is active, S826_AdcRead will wait for the requested slot data to arrive and then it will clear the MissedTrigger flag and return S826_ERR_MISSEDTRIG. If multiple threads are waiting in S826_AdcRead, only the first thread to return will receive S826_ERR_MISSEDTRIG; the other waiting threads will not receive this error.

Thread-safe operation is guaranteed only if the slots of interest for any given thread do not coincide with those of another thread. For example, thread safety would be assured if one thread designates slots 1 and 3-5 as slots of interest while another thread designates slots 2 and 9. Thread safety would be compromised, though, if both threads shared a common slot of interest.

5.3.11 S826_AdcWaitCancel

The S826_AdcWaitCancel function cancels a blocking wait on one or more slots.

Parameters

board

826 board number. This must match the settings of the board's dip switches as described in section 2.2.

slotlis

Set of bit flags, one bit per slot, that indicate slots for which waiting is to be canceled. Bits 0-15 correspond to slots 0-15.

Return Values

If the function succeeds, the return value is zero.

If the function fails, the return value is an error code.

Remarks

This function cancels blocking for an arbitrary set of slots so that another thread, which is blocked by S826_AdcRead while waiting for adc data to arrive, will return immediately with S826_ERR_CANCELLED.

Chapter 6: Analog Outputs

6.1 Introduction

The 826 board has eight 16-bit, single-ended digital-to-analog converter (DAC) channels. Each channel can be independently configured to generate output voltages across one of four output voltage ranges: 0 to +5V (default upon reset), 0 to +10V, -5 to +5V, and -10 to +10V.

Each DAC channel has a setpoint and configuration register. A channel's output voltage is programmed by writing to its setpoint register. Before programming the setpoint, the DAC must be configured for the desired output range by writing to its configuration register.

Setpoint and configuration values are serially transmitted to the DAC devices over a high speed serial bus (Figure 4). The interface includes a dual-port RAM that allows the host to write setpoint and configuration values to the board while the serial bus is busy. If multiple untransmitted values are pending in the RAM, the controller will employ round-robin arbitration to ensure all pending values are transmitted in a fair and timely fashion. The data serializer requires 1.04 µs to transmit each setpoint or configuration value.

The board has two identical DAC interfaces as shown in Figure 4. Each interface manages a group of four DAC channels. One interface manages channels 0 to 3 and the other interface manages channels 4 to 7. The two interfaces operate concurrently, thus making it possible to simultaneously write to two DACs that reside in different four-channel groups. For example, DAC channels 0 and 4 can be written to simultaneously.

The host may write setpoint and configuration values to the board at any time. If a new value is written to the RAM for a particular channel before that channel's previously written value has been transmitted, the previous RAM value will be overwritten and only the new value will be transmitted. Consequently, the host is allowed to write setpoint data at a rate that exceeds the serial bus bandwidth, though doing so will result in dropped samples.




Figure 4: Analog output interface (1 of 2)

6.1.1 Safemode

The dual-port RAM has two memory banks, one for normal operation ("runmode") and another for "safemode" operation. The runmode bank stores the setpoint and configuration values that are used during normal operation; these values may be changed at any time as required by the application. The safemode bank contains alternate fail-safe settings that are typically programmed once during program initialization (or left at their default settings). Setpoint and configuration values can be written to the runmode bank at any time, but the safemode bank can only be written when SWE = '1'

The safemode signal (SAF) determines which RAM bank is being used by the interface controller ('1' = safemode, '0' = runmode). When SAF changes state, the appropriate RAM bank is selected and all of the DAC channels are reprogrammed to the settings stored in that bank. See "Safemode Controller" for more information about the fail-safe system.

6.1.2 Reset State

Upon reset, all DAC outputs and all channels in both RAM banks are programmed to 0V with the output range set to 0 to +5V.

6.2 Connector J1

DAC output signals are available on the analog I/O connector J1, which is shared with the ADC system. See Section 5.2 for the connector pinout.

Each DAC channel has a single-ended output signal that is referenced to the board's power supply common. The output and common signals are available on the analog I/O connector. DAC output signals are sensed at the connector; no external sense inputs are available on the connector.

6.3 Programming

6.3.1 S826_DacRangeWrite

The S826_DacRangeWrite function programs the voltage range of an analog output channel.

Parameters

board

826 board number. This must match the settings of the board's dip switches as described in section 2.2.

chan

DAC channel number in the range 0 to 7.

range

Enumerated value that specifies the output voltage range:

range	Analog Output Range	Notes
0	0 to +5V	Default upon reset
1	0 to +10V	
2	-5 to +5V	
3	-10 to +10 V	

safemode

Specifies the RAM bank to be written: '0' = runmode, '1' = safemode.

Return Values

If the function succeeds, the return value is zero.

If the function fails, the return value is an error code.

Remarks

This function configures a channel's output voltage range and programs the setpoint to zero volts. It can be called at any time, though it is typically called once per channel during program initialization for the runmode bank and, if necessary, once per channel for the safemode bank as well (if default safemode values are not suitable).

The SWE bit must be set (see S826_SafeWrenWrite) to allow writing to the safemode bank. This function will fail without notification (return S826_ERR_OK) if SWE=0 (see Section 10.1.1) when writing to the safemode bank.

6.3.2 S826_DacDataWrite

The S826 DacDataWrite function programs the output voltage of a DAC channel.

Parameters

board

826 board number. This must match the settings of the board's dip switches as described in section 2.2.

chan

DAC channel number in the range 0 to 7.

setpoint

Analog output level. This is a value ranging from 0x0000 to 0xFFFF. The resulting output voltage depends on the channel's previously programmed output range.

Analog output range	setpoint range
0 to +5V	0x0000 to 0xFFFF
0 to +10V	0x0000 to 0xFFFF
-5V to +5V	0x0000 to 0xFFFF
-10V to +10V	0x0000 to 0xFFFF

safemode

Specifies the RAM bank to be written: '0' = runmode, '1' = safemode.

Return Values

If the function succeeds, the return value is zero.

If the function fails, the return value is an error code.

Remarks

This function programs a channel's runmode or safemode output voltage level. If the output range will also be changed, the range should be changed first, before calling this function. This function is frequently used to change a runmode setpoint whenever an output level change is required. It can also be used to change a safemode setpoint; this is typically done once per channel when the application starts, after programming the channel's safemode output range.

The SWE bit must be set (see S826_SafeWrenWrite) to allow writing to the safemode bank. This function will fail without notification (return S826_ERR_OK) if SWE=0 (see Section 10.1.1) when writing to the safemode bank.

6.3.3 S826_DacRead

The S826 DacRead function returns the output range and setpoint of an analog output channel.

board

826 board number. This must match the settings of the board's dip switches as described in section 2.2.

char

DAC channel number in the range 0 to 7.

range

Pointer to a buffer that will receive the output range code as described in Section 5.3.1.

setpoint

Pointer to a buffer that will receive the output level as described in Section 5.3.2.

safemode

Specifies the RAM bank to be written: '0' = runmode, '1' = safemode.

Return Values

If the function succeeds, the return value is zero.

If the function fails, the return value is an error code.

Remarks

This function can be used to determine whether previously written configuration data has been sent to the DAC device. The value S826_ERR_NOTREADY will be returned if the range or setpoint is not yet active (i.e., one or both values have not yet been transmitted to the DAC device).

Chapter 7: Counters

7.1 Introduction

The model 826 board has six identical 32-bit programmable counter channels, numbered 0 to 5. Each counter channel can implement a complete solution for a variety of common applications, including incremental encoder interface, event counter, timer, pulse generator, PWM generator, pulse width measurement, period measurement, and frequency measurement. See "Application Connections" for tips on connecting external signals to counter channels, and "Common Applications" for programming strategies.

As shown in Figure 5, each channel can connect to as many as five external signals. Three input signals (ClkA, ClkB, and IX) are accessible through dedicated header pins. Two additional signals (input ExtIn and output ExtOut) can be routed to general-purpose digital I/O pins if physical access to these signals is needed.




Figure 5: Counter channel (1 of 6)

7.1.1 ClkA, ClkB and IX Signals

A channel can accept external signals on its ClkA and ClkB inputs consisting of either a single-phase or quadrature-encoded clocks. The maximum count rate is 25MHz regardless of external clock type. Single-phase clocks having exactly 50 percent duty rate can be counted at up to 25MHz; the maximum count frequency must be derated for other duty rates (see Specifications for details). Quadrature clocks up to 25 MHz (x1 multiplier), 12.5 MHz (x2), and 6.25 MHz (x4) are supported, with suitable derating for deviations from 90 degree clock phasing.


The ClkA, ClkB, and IX inputs employ differential RS-422 line receivers for buffering and noise immunity. All line receivers have built-in termination resistors. The clock and IX inputs are compatible with differential RS-422 signal pairs as well as single-ended TTL and 5V CMOS signals.

Each line receiver is followed by a noise filter that can be used to remove glitches. See S826_CounterFilterWrite for details.

7.1.2 Quadrature Decoder

When connected to quadrature-encoded clock signals, the ClkA and ClkB signals are processed by a quadrature decoder circuit to produce count direction, count enable, and quadrature error signals. Figure 6 shows the clock events that affect counting for each of the possible clock multipliers.

Figure 6: Quadrature Decoding



For example, with a x1 ("times 1") multiplier, the counts will only change when ClkB is low; the core will count up on the rising edge of ClkA and down on the falling edge of ClkA.

If the decoder detects an encoding error, it will generate a special error snapshot (see Snapshots below) and set an internal error flag. This will happen when ClkA and ClkB transition within 20 ns of each other (which should never occur in normal operation). This can be caused by various conditions, including signal noise on ClkA/ClkB or excessively high input clock frequency. The error snapshot serves as a warning that the counter core may no longer contain an accurate counts value.

7.1.3 ExtIn Signal

Some applications may require an additional external input (ExtIn) signal. If needed, this signal can be routed from any general-purpose digital I/O (DIO) channel, any virtual digital output channel, or the ExtOut signal of any counter channel (see Section 7.3.12 for details). When ExtIn is routed from a DIO channel, the signal appearing on the DIO channel's connector pin must conform to the timing constraints of the DIO subsystem as explained in "Pin Timing".

The ExtIn signal can be configured to behave as either a count or preload permissive by programming the IM field in the Mode register. See S826 CounterModeWrite for details.

7.1.4 ExtOut Signal

Some counter applications (e.g., pulse or PWM generator) may require a physical output from the counter. In such cases, the counter's ExtOut signal may be routed to a general-purpose DIO channel (see Section 8.3.12 for details). When so routed, the DIO channel will act as a dedicated counter output, while the DIO input and edge detection functions continue to operate normally.

When routed to a DIO, the ExtOut signal timing is constrained by the DIO subsystem as explained in "Pin Timing". In particular, the ExtOut signal may be delayed up to 20 ns before it appears on the DIO connector pin. Note also that short, positive output pulses may require the addition of external, supplemental pull-up resistance on the DIO pin to attain sufficiently fast rise time.

A channel's ExtOut signal will be asserted only when the channel is running. When the channel is halted, ExtOut is held at the inactive state, as defined by its configured polarity.

7.1.5 Snapshots

A "snapshot" consists of three values that are simultaneously sampled in response to a trigger: the counts contained in the counter core, the timestamp (which indicates the time the snapshot was captured), and a set of "reason" flags that indicate the type of event (or types of events, if multiple events occurred at the same time) that triggered the snapshot.

Snapshots are stored in the Snapshot FIFO. Snapshots are written to the FIFO as they occur, whereas the host may read them from the FIFO at any convenient time. The FIFO stores up to 16 snapshots. When the FIFO is full, a subsequent trigger will cause a new snapshot to be stored in the FIFO and the oldest snapshot in the FIFO will be deleted.

The Hold register caches a snapshot while it is being read by the host. The snapshot timestamp and reason code are copied to the Hold register when the snapshot counts are read. The host will then read the cached timestamp and reason code from the Hold register, thus ensuring the three snapshot values will remain correlated if a FIFO overflow occurs while the snapshot is being read.

A snapshot may be captured in response to various types of hardware and software triggers. All of the hardware trigger types can be individually enabled through the snapshot configuration register. Snapshots may be triggered when:

- The S826 CounterSnapshot function is called (i.e., a "soft" snapshot).
- The counter matches a compare register. Note that the snapshot counts will always be equal to the value stored in the compare register.
- Transitions occur on the Index input.
- Transitions occur on the ExtIn input.
- The counter reaches zero counts.
- A quadrature clock encoding error is detected. Once this happens, no further error-triggered snapshots can be captured until the error is cleared. The resulting error snapshot enables the application to determine the counts at the moment the error occurred. See S826 CounterSnapshotRead for further information.

Multiple counters can use the same snapshot trigger source or sources. For example, two or more counters could be configured to capture snapshots in response to a signal from a common DIO channel, thus enabling an external signal to simultaneously trigger snapshots on all affected counters. Similarly, a virtual digital output channel could be used as a common trigger, thereby allowing software to simultaneously trigger snapshots on the affected counters.

7.1.6 Preloading

The counter core can be "preloaded" (parallel-loaded) from the Preload0 and Preload1 registers in response to various hardware and software preload triggers. All of the hardware triggers can be individually enabled through the mode register. Preloads may be triggered:

- When the S826 CounterPreload function is called (i.e., a "soft" preload).
- · When the channel state switches from halted to running.
- When the counter reaches zero counts.
- When the counter matches a compare register.
- When transitions occur on the Index input.
- While the Index input is held at its active level. This has the effect of holding the counter core at the preload value while Index is asserted.

The mode register's BP bit specifies whether both preload registers will be used or only Preload0. Preload0 is active (selected) by default when the channel state switches from halted to running. When a preload occurs, the core is first preloaded from the preload register and then the active register selector will change.

The preload mechanism behaves as shown in the following table. For example, if both preload registers are being used (BP=1) and a preload occurs because the counts reached zero, the core will be preloaded from the active preload register and then the other preload register will be activated.

Preload Behavior

Mode Register BP bit	Preload Trigger Type	Counter Core Loads From	Activated After Preload
0	Any	Preload0	Preload0
1	Zero Counts Reached	Active preload	Alternate preload
1	Any except Zero Counts Reached	Preload0	Preload1

Preload triggers are prioritized. If two simultaneous preload triggers occur, the one with the highest priority is considered to be the cause of the preload and the preload mechanism will behave accordingly.

Some types of preload triggers are enabled and disabled by ExtIn when ExtIn is configured as a preload permissive (see "ExtIn Signal"). These triggers are disabled when ExtIn is negated and enabled with ExtIn is asserted.

Preload Trigger Type	Priority	Enabled/Disabled by ExtIn (when ExtIn is configured as preload permissive)
Channel switched to running state	7 (highest)	No
Zero counts reached	6	No
Compare1 match	5	Yes
Compare0 match	4	Yes
Index rising edge	3	Yes
Index falling edge	2	Yes
Index active level	1	Yes
Soft preload	0 (lowest)	Yes

7.1.7 Tick Generator

Each counter channel has an independent tick generator that can be used to create counting gates; this is useful for frequency measuring applications. The generator can produce periodic pulses at intervals ranging from one microsecond to ten seconds in decade steps. The channel's external IX input or the ExtOut output from any counter channel can be used in lieu of the internal tick generator if a custom gate time is needed.

7.1.8 Cascading

Limited cascading of counter channels is supported. Each channel receives overflow and underflow signals from the adjacent lower channel 0 receives from channel 5). A channel may be cascaded onto the adjacent lower channel by setting K=4 in its mode register (see S826_CounterModeWrite). Note that when two channels are cascaded, only the count function is extended; the snapshot and preload mechanisms will continue to operate independently. Each cascade is limited to two counters.

7.1.9 Status LEDs

Each counter channel is associated with a status LED that indicates clock pulses are detected on that channel. The LED flashes at a constant rate while the clock signal is toggling. The LEDs are labeled E0-E5, corresponding to counter channels 0-5 respectively.

7.1.10 Reset State

Upon board reset, all counter channels are set to the "halted" state (see S826_CounterStateWrite for details). In addition, a board reset will also zero the Mode, Preload, and Compare registers.

7.2 Connectors J4/J5

Two 26-pin headers, J4 and J5, bring out connections from the board's six counter channels to external field wiring. J4 is used for counter channels 0-2 and J5 for channels 3-5.

J4 and J5 Pinouts

	.J4	- Encoder channels 0-2	
Pin	Name	Function	Chan
1	+A0		
2	-A0	Differential A clock inputs	
3	GND	Power supply return	
4	+B0	Diff. (i.l.D. l. l.)	
5	-B0	Differential B clock inputs	0
6	+5V	+5V power output	
7	+10	D.00 (. 111/.)	
8	-10	Differential IX inputs	
9	GND	Power supply return	
10	+A1	Differential A alask innets	
11	-A1	Differential A clock inputs	
12	+5V	+5V power output	
13	+B1	Diff. (i.l.D. l. l. i.	,
14	-B1	Differential B clock inputs	1
15	GND	Power supply return	
16	+I1	Diffti-1 IV it-	
17	-I1	Differential IX inputs	
18	+5V	+5V power output	
19	+A2	Differential A alask innets	
20	-A2	Differential A clock inputs	
21	GND	Power supply return	
22	+B2	Differential Dalasta is	,
23	-B2	Differential B clock inputs	2
24	+5V	+5V power output	
25	+I2	Differential IV inputs	
26	-I2	Differential IX inputs	

		J5 - Encoder channels 3-5	
Pin	Name	Function	Chan
1	+A3	Differential A alcala insurata	
2	-A3	Differential A clock inputs	
3	GND	Power supply return	
4	+B3	Differential D alcola impute	3
5	-B3	Differential B clock inputs	3
6	+5V	+5V power output	
7	+I3	Differential IV invests	
8	-I3	Differential IX inputs	
9	GND	Power supply return	
10	+A4	Differential A clock imputs	
11	-A4	Differential A clock inputs	
12	+5V	+5V power output	
13	+B4	Diffti-1 D -11-it-	4
14	-B4	Differential B clock inputs	4
15	GND	Power supply return	
16	+I4	Differential IV invests	
17	-I4	Differential IX inputs	
18	+5V	+5V power output	
19	+A5	Differential A alcala insurate	
20	-A5	Differential A clock inputs	
21	GND	Power supply return	
22	+B5	Differential Daladaine	_
23	-B5	Differential B clock inputs	5
24	+5V	+5V power output	
25	+I5	Differential IV input-	
26	-I5	Differential IX inputs	

7.2.1 Counter Signals

Each counter channel has six input signals on its header connector: A+, A-, B+, B-, X+, and X-. The header also has power and ground pins that can be used to supply operating power to external devices such as incremental encoders. The following table details the header pins that are available for each channel and their recommended usage.

External signal connections to a counter channel

Function	Pin	Signal		Clock Source							
runction	Name	Type	Quadrature	Single-phase	Internal						
	A+	RS-422	ClockA+	Clock+	NC						
C11- A	A ⁺	TTL/CMOS	ClockA	Clock	NC						
ClkA		RS-422	ClockA-	Clock-	NC						
	A-	TTL/CMOS	NC	NC	NC						
	B+	RS-422	ClockB+	NC	NC						
ClkB	B+	TTL/CMOS	ClockB	NC	NC						
CIKB	ъ	RS-422	ClockB-	NC	NC						
	В-	TTL/CMOS	NC	NC	NC						
				NC							
			NC	Internal	l / None						
	X+	RS-422	NC	N	C						
IX	$\Lambda^{ op}$	TTL/CMOS	IX	N	C						
IA	X-	RS-422	IX-	N	C						
	Λ-	TTL/CMOS	NC	N	С						
ExtIn		Note 1	Auxiliary counter input. Th	ne behavior of this signal is	configurable.						
ExtOut		Note 1	Counter output. The behav	ior of this signal is program	mable.						
	GND	POWER	5V power supply return an	d ground reference for all lo	gic signals.						
Device Power	+5V	POWER	+5VDC power. This can be used to power external devices such as incremental encoders. The total 5V current for all external loads on DIO and counter connectors must not exceed 400mA. Note that these pins do not have independent short circuit protection.								

Notes

7.2.2 Application Connections

Typical counter connections for common applications

Application			Signals		
	ClkA	ClkB	IX	ExtIn	ExtOut
Encoder Interface	Phase A clock	Phase B clock	Snapshot trigger Preload trigger NC	Count enable NC	NC
Event Counter	Event clock	NC	Snapshot trigger Preload trigger NC	Count enable NC	NC
Pulse Generator	NC	NC	Pulse trigger NC	Pulse trigger NC	Pulse output
PWM Generator	NC	NC	Output enable NC	NC	PWM output
Pulse Width	NC	NC	Signal to measure	NC	NC
Measurement					
Period	NC	NC	Signal to measure	NC	NC
Measurement					
Frequency	NC	NC	External time gate NC	NC	NC
Measurement					

^{1.} If used, this signal must connect to a DIO channel through the board's DIO signal routing matrix. Refer to the DIO documentation for details of the routing matrix and electrical characteristics of the DIO channels.

7.3 Programming

7.3.1 S826_CounterSnapshotRead

The S826 CounterSnapshotRead function reads a snapshot from a counter channel.

Parameters

board

826 board number. This must match the settings of the board's dip switches as described in section 2.2.

chan

Counter channel number in the range 0 to 5.

counts

Pointer to a buffer that will receive the latched counts value. Set to NULL to ignore counts.

tstamp

Pointer to a buffer that will receive the timestamp. Set to NULL to ignore timestamp.

reason

Pointer to a buffer that will receive the reason flags, which indicate what caused the snapshot. When a flag bit = '1', the snapshot was caused by that event type. More than one event may have occurred at the same time, so multiple bits may be set.

bit	Description
8	Quadrature error
7	Soft snapshot (caused by calling S826_CounterSnapshot)
6	ExtIn rising edge
5	ExtIn falling edge
4	Index rising edge
3	Index falling edge
2	Zero counts reached
1	Compare1 match
0	Compare0 match

Set to NULL to ignore the reason.

tmax

Maximum time, in microseconds, to wait for data. See Event-Driven Applications for details.

Return Values

If the function succeeds, the return value is zero.

If the function fails, the return value is an error code.

Remarks

This function reads a previously acquired snapshot from the snapshot FIFO, consisting of the counts at a particular moment in time and the associated timestamp and reason flags. Each snapshot can be read only one time; when a snapshot is read, it is removed from the FIFO and cannot be read again.

Snapshots may be acquired in response to asynchronous events. In such cases, snapshots may occur at any time. However, if snapshots are not automatically acquired, or for some other reason it is necessary to invoke a snapshot under program control, the application program must call S826_CounterSnapshot to capture a new snapshot before calling this function to read the snapshot.

The reason flags indicate the type of event that caused the snapshot. If two or more simultaneous events would each cause a snapshot, all of the associated reason flags will be set.

Quadrature-encoded clocks are monitored for encoding errors as described in Quadrature Decoder. When an encoding error is detected, a snapshot is captured (with reason bit 8 set) and an internal error flag is set. While the error flag remains set, subsequent encoding errors will be ignored and will not trigger new snapshots (though other types of triggers will continue to cause snapshots). The error flag is automatically cleared when this function reads the error-triggered snapshot, or when the channel is halted, or when the snapshot FIFO becomes empty. The latter case ensures that the error flag will be cleared if the error-triggered snapshot is lost due to FIFO overflow.

This function can operate in either blocking or non-blocking mode, depending on the value of tmax. If tmax is zero, the function will return immediately. If tmax is greater than zero, the calling thread will block until a snapshot is available or tmax elapses. The function will return either S826_ERR_OK or S826_ERR_FIFOOVERFLOW if a snapshot was read, or S826_ERR_NOTREADY if no snapshot is available. S826_ERR_FIFOOVERFLOW indicates that a snapshot was successfully read, but the channel's snapshot FIFO overflowed (one or more snapshots were lost); the FIFO overflow status will be automatically cleared when the function returns.

When this function is blocking, it will immediately return S826_ERR_CANCELLED if S826_CounterWaitCancel is called by another thread, or S826_ERR_BOARDCLOSED if S826_SystemClose is called. In either case, the counts, tstamp and reason values will be invalid.

7.3.2 S826_CounterWaitCancel

The S826 CounterWaitCancel function cancels a blocking wait on a counter channel.

Parameters

board

826 board number. This must match the settings of the board's dip switches as described in section 2.2.

chan

Counter channel number in the range 0 to 5, for which waiting is to be canceled.

Return Values

If the function succeeds, the return value is zero.

If the function fails, the return value is an error code.

Remarks

This function cancels blocking on a counter channel so that another thread, which is blocked by S826_CounterSnapshotRead while waiting for a snapshot, will return immediately with S826_ERR_CANCELLED.

7.3.3 S826_CounterCompareWrite

The S826 CounterCompareWrite function writes to a compare register.

board

826 board number. This must match the settings of the board's dip switches as described in section 2.2.

chan

Counter channel number in the range 0 to 5.

regid

Selects Compare register: 1 = Compare1 register, 0 = Compare0 register.

counts

Value to be written to the Compare register.

Return Values

If the function succeeds, the return value is zero.

If the function fails, the return value is an error code.

7.3.4 S826_CounterCompareRead

The S826 CounterCompareRead function returns the contents of a compare register.

Parameters

board

826 board number. This must match the settings of the board's dip switches as described in section 2.2.

char

Counter channel number in the range 0 to 5.

regid

Selects Compare register: 1 = Compare1 register, 0 = Compare0 register.

counts

Pointer to a buffer that will receive the contents of the selected Compare register.

Return Values

If the function succeeds, the return value is zero.

If the function fails, the return value is an error code.

7.3.5 S826_CounterSnapshot

The S826_CounterSnapshot function invokes an immediate snapshot.

board

826 board number. This must match the settings of the board's dip switches as described in section 2.2.

char

Counter channel number in the range 0 to 5.

Return Values

If the function succeeds, the return value is zero.

If the function fails, the return value is an error code.

Remarks

This function forces a snapshot to be captured immediately. It is typically used to capture a snapshot under program control prior to reading a counter. This is one of two methods of reading the core's instantaneous counts; the other method is S826_CounterRead. This function may be called at any time when the counter channel is running.

7.3.6 S826_CounterRead

The S826 CounterRead function reads the counter core's instantaneous counts.

Parameters

board

826 board number. This must match the settings of the board's dip switches as described in section 2.2.

chan

Counter channel number in the range 0 to 5.

counts

Pointer to a buffer that will receive the instantaneous counts from the counter core.

Return Values

If the function succeeds, the return value is zero.

If the function fails, the return value is an error code.

Remarks

This function directly reads and returns the value currently stored in the counter core. If a timestamp is also needed, the application can call this function and also call S826_TimestampRead, or it may trigger a soft snapshot and then read the snapshot.

7.3.7 S826_CounterPreloadWrite

The S826_CounterPreloadWrite function writes to a preload register.

```
board
```

826 board number. This must match the settings of the board's dip switches as described in section 2.2.

char

Counter channel number in the range 0 to 5.

reg

Selects the preload register to write to: 0 = Preload0 register, 1 = Preload1 register.

count

The 32-bit value to be written to the selected Preload register.

Return Values

If the function succeeds, the return value is zero.

If the function fails, the return value is an error code.

Remarks

The counts value is immediately written to the selected preload register when this function executes. The counter core is not affected until the next core preload occurs.

7.3.8 S826_CounterPreloadRead

The S826_CounterPreloadRead function reads a preload register.

Parameters

board

826 board number. This must match the settings of the board's dip switches as described in section 2.2.

chan

Counter channel number in the range 0 to 5.

reg

Selects the preload register to write to: 0 = Preload0 register, 1 = Preload1 register.

counts

Pointer to a buffer that will receive the counts from the selected Preload register.

Return Values

If the function succeeds, the return value is zero.

If the function fails, the return value is an error code.

7.3.9 S826_CounterPreload

The S826 CounterPreload function manually invokes a core preload from the Preload0 register.

```
board
```

826 board number. This must match the settings of the board's dip switches as described in section 2.2.

char

Counter channel number in the range 0 to 5.

level

Effective preload signal level: 1 = invoke preload, 0 =don't invoke preload. This is ignored if sticky=0.

sticky

Persistence: 1 = maintain level until reprogrammed, 0 = strobe trigger (level is ignored).

Return Values

If the function succeeds, the return value is zero.

If the function fails, the return value is an error code.

Remarks

If sticky is false, the level will be ignored. In this case, the channel's software preload command will be strobed active and then immediately return to its inactive state, thus causing Preload0 to be copied to the counter core.

If sticky is true, the specified level will be continuously applied to the channel's software preload command until changed by a subsequent call to this function. Typically, sticky will only be asserted if the counter is operating as a Pulse Generator, and only when output retriggering is enabled. When sticky and level are both '1', the counter will continuously preload from Preload0, thus causing the pulse output to go active and remain active until the function is called again to set the level to '0'; at that time, the counter will be allowed to resume counting.

7.3.10 S826_CounterStateWrite

The S826 CounterStateWrite function starts or stops channel operation.

Parameters

board

826 board number. This must match the settings of the board's dip switches as described in section 2.2.

chan

Counter channel number in the range 0 to 5.

state

Channel state: 0 = halted, 1 = running.

Return Values

If the function succeeds, the return value is zero.

If the function fails, the return value is an error code.

Remarks

This function is used to start and stop counter channel operation, thus placing the channel in either the "running" or "halted" state. A channel's operating mode should be configured before switching it to the running state; this is done by calling S826_CounterModeWrite. A channel will operate as specified by the mode register while it is in the running state.

In the halted state:

- Counting and preloading are not allowed.
- Counter core is reset to zero counts.
- Snapshot register is marked empty.
- Output is held inactive.
- · Quadrature error is reset.

The mode, preload, compare, and snapshot configuration registers are not affected when a channel transitions between halted and running states. This function has no effect if used to start a channel that is already running, or to stop a channel that is already halted.

This function can be used to zero the counter core by calling it once to halt the channel (and zero the counts) and again to start the channel running. Another way to zero the counts is to zero to the Preload0 register (by calling S826_CounterPreloadWrite) and then transfer the preload value to the core (via S826_CounterPreload).

7.3.11 S826_CounterStatusRead

The S826_CounterStatusRead function returns information about a counter channel's status.

Parameters

board

826 board number. This must match the settings of the board's dip switches as described in section 2.2.

chan

Counter channel number in the range 0 to 5.

status

Pointer to a buffer that will receive the status:

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	RUN	0	ST	0	0	0	0	0	0	0	0	0	0	PLS	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Description
RUN	Channel enable: '1' = running, '0' = halted. This is controlled by S826_CounterStateWrite.
ST	Sticky preload command. This is controlled by S826_CounterPreload.
PLS	Preload selector. This indicates the active preload register: '1' = Preload1, '0' = Preload0. PLS can be '1' only if mode register bit BP=1 (see S826_CounterModeWrite).

Return Values

If the function succeeds, the return value is zero.

If the function fails, the return value is an error code.

7.3.12 S826_CounterExtInRoutingWrite

The S826_CounterExtInRoutingWrite function selects the signal source for a counter channel's ExtIn input.

board

826 board number. This must match the settings of the board's dip switches as described in section 2.2.

chan

Counter channel number in the range 0 to 5.

route

Signal to be connected to ExtIn (this is ignored if mode register field IM=0):

```
0 to 47 = DIO channel 0 to 47;
48 to 53 = counter channel 0 to 5 ExtOut;
54 to 59 = virtual digital output channel 0 to 5.
```

Return Values

If the function succeeds, the return value is zero.

If the function fails, the return value is an error code.

Remarks

This function will route the counter channel's ExtIn input to a general-purpose digital I/O (DIO) channel so that an external signal (applied to the DIO channel's I/O pin) can control the channel's ExtIn input. Alternatively, the ExtIn input may internally routed to any counter channel's ExtOut output, or to any virtual digital output channel.

7.3.13 S826_CounterExtInRoutingRead

The S826 CounterExtInRoutingRead function returns a counter channel's ExtIn signal routing configuration.

Parameters

board

826 board number. This must match the settings of the board's dip switches as described in section 2.2.

chan

Counter channel number in the range 0 to 5.

route

Pointer to buffer that will receive the ExtIn routing configuration. The format of the returned value is identical to the route argument used in the S826_CounterExtInRoutingWrite function.

Return Values

If the function succeeds, the return value is zero.

If the function fails, the return value is an error code.

7.3.14 S826_CounterSnapshotConfigWrite

The S826_CounterSnapshotConfigWrite function programs the snapshot configuration register.

board

826 board number. This must match the settings of the board's dip switches as described in section 2.2.

chan

Counter channel number in the range 0 to 5.

cfg

Flags with 'E' prefix determine the types of events that will capture snapshots: '1' = enable capturing, '0' = disable capturing. Each flag with 'R' prefix determines whether the corresponding 'E' flag will be automatically cleared upon snapshot capture, thus preventing subsequent events of that type from invoking snapshots.

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	0	0	0	0	0	RER	REF	RXR	RXF	RZ	RM1	RMO	0	0	0	0	0	0	0	0	0	EER	EEF	EXR	EXF	EZ	EM1	EM0

Flag	Snapshot trigger event
ER	ExtIn leading edge
EF	ExtIn falling edge
XR	Index leading edge
XF	Index falling edge
Z	Zero counts reached
M1	Compare1 register matches counter core
M0	Compare0 register matches counter core

mode

Write mode for cfg: 0 = write, 1 = clear bits, 2 = set bits (see "Atomic Read-Modify-Write").

Return Values

If the function succeeds, the return value is zero.

If the function fails, the return value is an error code.

Remarks

This function programs the snapshot configuration register. A snapshot will be captured when an 'E' flag is programmed to '1' and the corresponding event occurs. Upon snapshot capture, the associated 'E' flag will be automatically cleared if the corresponding 'R' flag is set.

Independent of these flags, snapshots may also be captured upon quadrature clock error or in response to calls to S826_CounterSnapshot.

7.3.15 S826_CounterSnapshotConfigRead

The S826 CounterSnapshotConfigRead function reads the snapshot configuration register.

board

826 board number. This must match the settings of the board's dip switches as described in section 2.2.

char

Counter channel number in the range 0 to 5.

cfg

Pointer to buffer that will receive the configuration flags. The format of the returned value is identical to the events value used in the S826_CounterSnapshotConfigWrite function. Note that 'E' flags (flags with 'E' name prefix) may be automatically reset in response to captured snapshots.

Return Values

If the function succeeds, the return value is zero.

If the function fails, the return value is an error code.

7.3.16 S826_CounterFilterWrite

The S826_CounterFilterWrite function configures the IX, CLKA, and CLKB noise filters.

Parameters

board


826 board number. This must match the settings of the board's dip switches as described in section 2.2.

chan

Counter channel number in the range 0 to 5.

cfg

Filter configuration:



```
Field Description

IX Enable IX filter: '1' = enable, '0' = disable.

CK Enable CLKA/CLKB filters: '1' = enable, '0' = disable.

T Filter time interval specified as multiple of 20ns, common to IX, CLKA and CLKB input filters.
```

Return Values

If the function succeeds, the return value is zero.

If the function fails, the return value is an error code.

Remarks

Each of the IX, CLKA, and CLKB input signals has a dedicated noise filter. This function enables and disables the filters and programs the filter time interval. The CLKA and CLKB filters are enabled or disabled as a group, whereas the IX filter is independently enabled or disabled. The filter time interval, T, is common to all enabled filters.

A filter's output will not change state until its input has held a constant state for T * 20ns. The maximum T value is 65535, corresponding to a filter time of 1.3107ms. When a filter is enabled, it will delay its input signal by T * 20ns. Note that when the noise filter is enabled for the CLKA/CLKB inputs (CK = '1'), the counter's maximum clock frequency is reduced; the maximum frequency reduction is inversely proportional to T.

7.3.17 S826_CounterFilterRead

The S826_CounterFilterRead function reads the configuration of the IX, CLKA, and CLKB noise filters.

Parameters

board

826 board number. This must match the settings of the board's dip switches as described in section 2.2.

chan

Counter channel number in the range 0 to 5.

cfg

Pointer to buffer that will receive the configuration. The format of the returned value is identical to the cfg value used in the S826 CounterFilterWrite function.

Return Values

If the function succeeds, the return value is zero.

If the function fails, the return value is an error code.

7.3.18 S826_CounterModeWrite

The S826 **Counter**ModeWrite function configures a counter channel's operating mode.

Parameters

board

826 board number. This must match the settings of the board's dip switches as described in section 2.2.

chan

Counter channel number in the range 0 to 5.

mode

Channel operating mode (see "Common Applications" for examples):

31	. 3	80	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	I	IP	IN	Л	0	0	0	TP	NR	UD	BP		OM		OP			Т	P			Т	Е	Т	D		K			Х	S	

IP ExtIn signal polarity. This is ignored if IM=0.

- 0 Normal polarity.
- 1 Inverted polarity.

IM	ExtIn mode. If IM>0 then ExtIn is routed to a DIO pin as specified by S826_CounterExtInRoutingWrite
0	ExtIn input is not used. The counter's ExtIn input will effectively be hardwired to logic '1'.
1	ExtIn input is a count enable permissive. This is typically used with incremental encoders and event counting, with ExtIn acting as a count enable.
2	ExtIn input is a preload enable permissive. This is typically used when operating as a pulse generator, with ExtIn used as a pulse trigger.
TP bit	Preload enables. Determines event(s) that will cause a preload register to be copied to the counter. Each bit enables preloads for one type of event: '1' = enable, '0' = disable.
24	Preload upon start (when channel switches from halted to running)
16	Preload upon Index active level.
15	Preload upon Index leading edge.
14	Preload upon Index falling edge.
13	Preload upon zero counts reached.
12	Preload when Compare1 matches the counter core.
11	Preload when Compare0 matches the counter core.
NR	Preload permissive. Typically used for "one-shot" pulse generator applications.
0	Allow preloading any time. This can be used for applications such as a retriggerable one-shot.
1	Allow preloading only when counts equal zero. This can be used for applications such as a non-retriggerable one-shot. This applies to both hardware- and software-induced (via S826_CounterPreload function) preloads.
UD	Count direction
0	Normal count direction.
1	Reverse count direction.
BP	Preload toggle enable.
0	Use only Preload0. The Preload1 register will not be used.
1	Use both preload registers. This is typically used for PWM output.
ОМ	ExtOut mode. Determines when the channel's ExtOut output signal is active. The ExtOut signal may be routed to a DIO pin by calling S826_DioOutputSourceWrite.
0	Output always inactive.
1	Output pulses active upon Compare register snapshot.
2	Output active when Preload1 register is selected. This is typically used for PWM output.
3	Output active when the counts are not zero; useful for pulse generator applications.
4	Output active when the counts are zero; useful for watchdog timer applications.
OP	ExtOut signal polarity.
0	Normal polarity
1	Inverted
TE	Count enable trigger. Determines event(s) that will cause counting to be enabled.
0	Enable counting at start-up (i.e., when S826_CounterModeWrite is called to switch to running mode).
1	Enable counting upon Index leading edge.
2	Enable counting upon preload.
3	reserved do not use.

```
TD
         Count disable trigger. Determines event(s) that will cause counting to be disabled.
0
         Never disable counting.
1
         Disable counting upon Index falling edge.
2
         Disable counting upon zero counts reached.
3
         reserved -- do not use
K
         Clock mode.
0
         External single-phase clock, increment on ClkA rising edge.
1
         External single-phase clock, increment on ClkA falling edge.
2
         Internal 1 MHz clock, increment every microsecond.
3
         Internal 50 MHz clock, increment every 40 nanoseconds.
4
         Link to adjacent channel's overflow/underflow outputs to this channel's overflow/underflow inputs (see
         "Cascading"). The adjacent channel's overflow/underflow output signals will cause this channel to
         increment/decrement. For channel 0, channel 5 is the adjacent channel; for all other channels N, the adjacent
         channel is N-1.
5
         External quadrature clock, x1 multiplier.
6
         External quadrature clock, x2 multiplier.
7
         External quadrature clock, x4 multiplier.
         Index source.
         External IX input, normal polarity.
1
         External IX input, inverted.
2-7
         ExtOut from counter channel 0-5 (e.g., 3 = ExtOut from channel 1).
8-15
         Internal tick generator: 8 = 0.1 Hz, 9 = 1 Hz, 10 = 10 Hz, 11 = 100 Hz, 12 = 1 KHz, 13 = 10 KHz, 14 = 100
         KHz, 15 = 1 MHz.
```

Return Values

If the function succeeds, the return value is zero.

If the function fails, the return value is an error code.

7.3.19 S826 CounterModeRead

The S826 **Counter**ModeRead function returns a counter channel's operating mode.

Parameters

board

826 board number. This must match the settings of the board's dip switches as described in section 2.2.

chan

Counter channel number in the range 0 to 5.

mode

Buffer that will receive the channel operating mode, as defined in "S826 CounterModeWrite".

Return Values

If the function succeeds, the return value is zero.

If the function fails, the return value is an error code.

7.3.20 Common Applications

This section shows simple examples of how to configure and operate counter channels for common applications. In most cases there are other ways to configure the counters to achieve similar functionality, and numerous variations are possible that are not discussed here.

Encoder Interface

Monitor a quadrature-encoded device (e.g., incremental encoder) using x4 clock multiplier. Capture a snapshot at any time by calling S826 CounterSnapshot.

Register	Value
Mode	0x00000070

Event Counter

Count pulses applied to the ClkA input. Capture a snapshot at any time by calling S826_CounterSnapshot. Reset the counts to zero by calling S826_CounterPreload.

Register	Value
Mode	0x00000000
Preload0	0x00000000

Periodic Timer

Periodically capture snapshots.

Register	Value
Mode	0x00402020
Snapshot Configuration	0x00000004
Preload0	Period in µs

Delay Timer

Call S826 CounterPreload to start the timer, then S826 CounterSnapshotRead to wait for the delay time to elapse.

Register	Value
Mode	0x00400520
Snapshot Configuration	0x00000004
Preload0	Delay in µs

Frequency Measurement

Measure frequency by counting clocks applied to the ClkA input for one second intervals. At the end of each interval, a snapshot is captured and the next measurement begins automatically. The snapshot counts indicate measured frequency in Hz.

Register	Value
Mode	0x00008009
Snapshot Configuration	0x00000010
Preload0	0x00000000

Period Measurement

Measure the period of a signal applied to the IX input by counting internal clocks during one input cycle. At the end of each cycle, a snapshot is captured and the next measurement begins automatically. The snapshot counts indicate measured period in μs.

Register	Value
Mode	0x00008020
Snapshot Configuration	0x00000010
Preload0	0x00000000

Pulse Width Measurement

Measure the width of pulses applied to the IX input by counting internal clocks during one pulse. At the end of each pulse, a snapshot is captured and the next measurement begins automatically. The snapshot counts will indicate the measured pulse width in μ s.

Register	Value
Mode	0x00008020
Snapshot Configuration	0x00000009
Preload0	0x00000000

Pulse Generator

Generate an output pulse on ExtOut in response to a trigger signal applied to the IX input. Also, a software trigger can be invoked by calling S826_CounterPreload. ExtOut must be routed to a DIO channel (see S826_DioOutputSourceWrite).

Register	Value
Mode	0x004C0520 (retriggerable), or
	0x00CC0520 (non-retriggerable)
Preload0	Pulse duration in µs

PWM Generator

Output a pulse width modulation (PWM) signal on ExtOut, which must be routed to a DIO channel through the DIO out signal routing matrix (see S826 DioOutputSourceWrite).

Register	Value
Mode	0x01682020
Preload0	PWM "on" time in μs
Preload1	PWM "off" time in μs

Synchronized PWM generators can be implemented by configuring the PWM channels as hardware triggered one-shots (pulse generators). Use an additional channel to generate a common trigger for the PWM channels; this channel should be configured to generate periodic output pulses at the desired PWM frequency. The duty cycle of each PWM channel is controlled by adjusting its output pulse width.

Chapter 8: Digital I/O

8.1 Introduction

The 826 board has 48 general-purpose digital I/O (DIO) channels. On the output side, each channel has a one-bit, writable output register, a synchronous drive register, and an inverting open-drain buffer that drives the channel's I/O pin. The open-drain buffer enables the pin to be driven low by the channel's output buffer or by an external signal. The pin, when not driven, is pulled up to +5V by a 10 kohm resistor. The output is high impedance when the board is unpowered so as to prevent unintended activation of an external solid state relay, if one is connected. The pin's physical state is sampled by an input register and then processed by a noise/debounce filter. The filter output is monitored by an edge detector and can also be directly read by the host computer.




Figure 7: DIO channel (1 of 48)

DIO signals are active-high on the local bus and active-low on the I/O pin. Writing a '1' to the output register causes the I/O pin to be driven low, whereas writing '0' allows the pin to be internally pulled up or driven high or low by an external circuit. Logic '0' must be written to the output register if the pin will be driven high by an external circuit; this will prevent high currents that could potentially damage the pin's output buffer.

The value read from a DIO channel indicates the filtered, sampled physical state of the I/O pin. If no external signals are driving the pin then the read value will equal the value stored in the drive register. The read value will differ from the drive register value if the drive register contains '0' while an external circuit drives the pin low.

Most of the host-accessible DIO registers support masked write operations so as to implement the atomic bit set and clear functions required for high performance, thread-safe operation.

8.1.1 Signal Routing Matrix

Each DIO channel connects to the board's internal signal routing matrix as shown in Figure 7. The matrix can be programmed to route the DIO connector pin to or from another interface (e.g., counter, watchdog, analog input system) so that the pin will act as a physical input or output for that interface.

The channel's DIO_out signal router consists of a data selector that can route either the DIO output register or an alternate source to the I/O pin. The pin will function as a general-purpose digital output when the DIO output register is selected. If the alternate source is selected, the pin state will be controlled by the alternate signal, but all DIO input functions (read, edge detection) will continue to operate normally. Each DIO is associated with a specific alternate source as explained in S826 DioOutputSourceWrite.

The DIO_in routing matrix connects the sampled DIO pin signal to other interfaces. The ADC trigger input and the six counter ExtIn inputs are connected to the DIO_in matrix so that any of these signals can be sourced from a DIO pin. When a DIO signal is routed to another interface via the DIO_in matrix, all of the DIO channel's input and output functions will continue to operate normally.

8.1.2 Safemode

Safemode is activated when the SAF signal (see Figure 7) is asserted. When operating in safemode, the DIO pin state is determined by the Safe Enable and Safe Data registers: when Safe Enable equals '1', the pin will be driven to the fail-safe value stored in Safe Data; when Safe Enable equals '0' the pin will output its normal runmode signal.

Upon board reset, the Safe Enable register is set to '1' so that the DIO pin will exhibit fail-safe behavior by default (i.e., it will output the contents of the Safe Data register when SAF is asserted). Fail-safe operation can be disabled for a DIO pin by programming its Safe Enable register to '0'.

The Safe Data register is typically programmed once (or left at its default value) by the application when it starts, though it may be changed at any time if required by the application. It can be written to only when the SWE bit is set to '1'. See "Safemode Controller" for more information about safemode.

8.1.3 Edge Capture

Every DIO channel includes an edge detection circuit and a capture flag register. When edge capturing is enabled, a channel's capture flag will be set when an edge is detected on its I/O pin. Each channel may be programmed to capture rising edges, falling edges, or both edges, or capturing may be disabled.

The API allows capture flags to be monitored by polling or, if the application is event driven, the calling thread can block while it waits for captured events. When blocking on edge capture events, the calling thread can specify a set of capture flags to wait for, and it can wait for either all of the events or any one event in the set.

When read by the host, capture flags are reset but remain enabled to capture future events. Edge events that occur on a channel while its capture flag is set will be lost. An input signal must hold for at least 20 ns after a transition for the transition to be reliably detected.

8.1.4 Pin Timing

The DIO subsystem is a fully synchronous system that is controlled by a 50 MHz sampling clock. The DIO pin drivers are updated and pin receivers are sampled once per cycle. As a result, outputs cannot change faster than the cycle time and inputs cannot be sampled faster than the cycle time.

Output registers are organized as two 24-channel groups. When these registers are written (via S826_DioOutputWrite), channels 0-23 will change simultaneously and channels 24-47 will also change simultaneously, but these two 24-channel groups are not guaranteed to change output states at the same time. Also, a DIO pin does not change output state immediately when its signal source (DIO output register or counter ExtOut) changes; it will be delayed for 20 ns due to the sampling clock.

When used as inputs, all 48 DIO channels are sampled simultaneously every 20 ns. As a result, the received signal on a DIO pin may be delayed up to 20 ns en route to its destination (e.g., DIO edge detector or read data, counter ExtIn input, or ADC trigger input), and input signal pulses shorter than 20 ns may not be recognized. The host reads pin states (via S826_DioInputRead) as two 24-channel groups (channels 0-23 and 24-47) in two separate read cycles. Consequently, channels within each group are guaranteed to be sampled simultaneously, but the two groups are not guaranteed to be associated with the same sample clock.

8.1.4.1 Noise Filter

Each DIO channel input circuit includes a noise filter that can be used to filter glitches (see S826_DioFilterWrite). A filter's output will change state only when its input has held constant for time T, the filter time interval. Consequently, when a DIO channel's filter is enabled, the sampled input signal will be delayed for an additional T * 20 ns en route to its destination, and input signal pulses shorter than T * 20 ns will not be recognized.

8.1.5 Reset State

DIO channels are forced to the following condition upon board reset:

- Output and Safe Data registers programmed to zero.
- Safe Enable registers programmed to all 1's.
- Output register is selected as I/O pin data source.
- Event capture disabled.

8.2 Connectors J2/J3

J2 Pinout - DIO channels 24-47

Pin	1	3	5	7	9	11	13	15	17	19	21	23	25	27	29	31	33	35	37	39	41	43	45	47	49	Even
DIO Channel	47	46	45	44	43	42	41	40	39	38	37	36	35	34	33	32	30	30	29	28	27	26	25	24	+5V	GND

J3 Pinout - DIO channels 0-23

Pin	1	3	5	7	9	11	13	15	17	19	21	23	25	27	29	31	33	35	37	39	41	43	45	47	49	Even	
DIO Channel	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	+5V	GND	

All even pin numbers on J2 and J3 connect to the power supply return. Odd pin numbers 1-47 are the active-low DIO channel I/O pins. Pin 49 is a +5V power output for low power loads such as solid state relay racks. The total +5V output current for all external circuitry (including DIO and counter connectors) is limited to 400 mA. Note that these pins do not have independent short circuit protection.

8.3 Programming

The DIO functions use individual bits to convey information about the DIO channels, wherein each bit represents the information for one channel. In such cases, the information for the 48 DIO channels is organized as an array of two bit quadlets (32-bit values), with each quadlet containing the information for 24 DIO channels:

The quadlet at array[0] is associated with DIO channels 0 to 23:

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
DIO	-	-	1		-	1	-	-	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

The quadlet at array[1] is associated with DIO channels 24 to 47:

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
DIO	-	-	-	-	-	-	-	-	47	46	45	44	43	42	41	40	39	38	37	36	35	34	33	32	31	30	29	28	27	26	25	24

Typically, the DIO functions expect a pointer to a two-quadlet array, which must have been previously allocated by the program.

Although the DIO functions read or write values for all 48 DIO channels, the physical read or write operation is performed in steps; channels 0 to 23 first, as a group, and then channels 24 to 47 as another group. As a result, reads and writes do not sample or update all channels simultaneously. In general, channels 0 to 23 are sampled or updated concurrently as a group, and channels 24 to 47 are sampled or updated concurrently as a separate group.

8.3.1 S826_DioOutputWrite

The S826_DioOutputWrite function programs the DIO output registers.

Parameters

board

826 board number. This must match the settings of the board's dip switches as described in section 2.2.

data

Pointer to data array (see Section 8.3).

mode

Write mode for data: 0 = write, 1 = clear bits, 2 = set bits (see "Atomic Read-Modify-Write").

Return Values

If the function succeeds, the return value is zero.

If the function fails, the return value is an error code.

Remarks

In mode zero, this function will unconditionally write new values to all DIO output registers. In modes one and two, the function will selectively clear or set any arbitrary combination of output registers; data bits that contain logic '1' indicate DIO output registers that are to be modified, while all other output registers will remain unchanged. Modes one and two can be used to ensure thread-safe operation as they atomically set or clear the specified bits.

8.3.2 S826_DioOutputRead

The S826 DioOutputRead function reads the programmed states of all DIO output registers.

Parameters

board

826 board number. This must match the settings of the board's dip switches as described in section 2.2.

data

Pointer to a buffer (see Section 8.3) that will receive the output register states.

Return Values

If the function succeeds, the return value is zero.

If the function fails, the return value is an error code.

Remarks

This function returns the output register states. Note that the returned values may not be the same as the physical I/O pin states in the case of pins that are externally driven or routed to a counter channel's output signal.

8.3.3 S826_DioInputRead

The S826 DioInputRead function reads the physical states of all DIO channel I/O pins.

Parameters

board

826 board number. This must match the settings of the board's dip switches as described in section 2.2.

data

Pointer to a buffer (see Section 8.3) that will receive the physical I/O pin states.

Return Values

If the function succeeds, the return value is zero.

If the function fails, the return value is an error code.

Remarks

This function returns the sampled physical states of all DIO pins in the data buffer.

If this function is called immediately after calling S826_DioOutputWrite, the read data (sampled pin states) may not accurately reflect the previously written data. This happens because the DIO pins are driven by open-drain buffers with pull-up resistors. A pin will change state quickly when driven low, but when it is switched high, the state cannot change as quickly because additional time is required for the circuit capacitance to be charged through the pull-up resistor. The amount of time required for this depends on circuit capacitance; it can be shortened by decreasing the capacitance or by decreasing the pull-up resistance (by adding an external pull-up resistor).

In some applications, it may be desirable to have a DIO write function that will not return until all pins are stable. This can be implemented by calling S826_DioOutputWrite, and then polling with S826_DioInputRead until the expected states are read.

8.3.4 S826_DioSafeWrite

The S826 DioSafeWrite function programs the DIO Safe registers.

Parameters

board

826 board number. This must match the settings of the board's dip switches as described in section 2.2.

data

Pointer to data array (see Section 8.3) to be programmed into the Safe registers.

mode

Write mode for data: 0 = write, 1 = clear bits, 2 = set bits (see "Atomic Read-Modify-Write").

Return Values

If the function succeeds, the return value is zero.

If the function fails, the return value is an error code.

Remarks

This function should only be called when the SWE bit is set (see S826_SafeWrenWrite). The function will fail without notification (return S826 ERR OK) if SWE=0 (see Section 10.1.1).

8.3.5 S826_DioSafeRead

The S826 DioSafeRead function returns the contents of the DIO Safe registers.

Parameters

board

826 board number. This must match the settings of the board's dip switches as described in section 2.2.

data

Pointer to a buffer (see Section 8.3) that will receive the Safe register states.

Return Values

If the function succeeds, the return value is zero.

If the function fails, the return value is an error code.

8.3.6 S826 DioSafeEnablesWrite

The S826 DioSafeEnablesWrite function programs the DIO Safe Enable registers.

Parameters

board

826 board number. This must match the settings of the board's dip switches as described in section 2.2.

onahlos

Pointer to array of values (see Section 8.3) to be programmed into the Safe Enable registers.

Return Values

If the function succeeds, the return value is zero.

If the function fails, the return value is an error code.

Remarks

This function should only be called when the SWE bit is set (see S826_SafeWrenWrite). The function will fail without notification (return S826 ERR OK) if SWE=0 (see Section 10.1.1).

8.3.7 S826 DioSafeEnablesRead

The S826 DioSafeEnablesRead function returns the contents of the DIO Safe Enable registers.

board

826 board number. This must match the settings of the board's dip switches as described in section 2.2.

enables

Pointer to a buffer (see Section 8.3) that will receive the Safe Enable register contents.

Return Values

If the function succeeds, the return value is zero.

If the function fails, the return value is an error code.

8.3.8 S826_DioCapEnablesWrite

The S826_DioCapEnablessWrite function programs the edge sensitivity for DIO edge capturing.

Parameters

board

826 board number. This must match the settings of the board's dip switches as described in section 2.2.

rising

Pointer to a buffer (see Section 8.3) that specifies rising edge sensitivity: '1'=capture rising edges, '0'=don't capture rising edges.

falling

Pointer to a buffer (see Section 8.3) that specifies falling edge sensitivity: '1'=capture falling edges, '0'=don't capture falling edges.

mode

Write mode for rising/falling: 0 = write, 1 = clear bits, 2 = set bits (see "Atomic Read-Modify-Write").

Return Values

If the function succeeds, the return value is zero.

If the function fails, the return value is an error code.

Remarks

This function specifies the edges to be captured on DIO channels. It defines the edge sensitivity for each DIO channel in terms of the I/O pin voltage. For example, if falling edge sensitivity is enabled, edge capturing will occur when the I/O pin voltage transitions from 5V to 0V.

When mode is zero, all data flags are directly written to the capture enable registers. In modes one and two, the data flags determine which of the 48 DIO channels are to be affected; any flag that contains a logic '1' will cause the associated channel to be affected, while '0' will leave the channel unmodified.

After capturing has been enabled, it will remain enabled until disabled by this function or a board reset. Capturing is disabled on all channels following a board reset.

8.3.9 S826_DioCapEnablesRead

The S826_DioCapEnablesRead function returns the programmed edge sensitivity for DIO edge capturing.

Parameters

board

826 board number. This must match the settings of the board's dip switches as described in section 2.2.

risine

Pointer to a buffer (see Section 8.3) that receives rising edge sensitivity: '1'=capture rising edges, '0'=don't capture rising edges.

falling

Pointer to a buffer (see Section 8.3) that receives falling edge sensitivity: '1'=capture falling edges, '0'=don't capture falling edges.

Return Values

If the function succeeds, the return value is zero.

If the function fails, the return value is an error code.

Remarks

This function receives information about the types of edge events that will be captured, which were previously programmed by calling This function returns the sampled physical states of all DIO pins in the data buffer..

8.3.10 S826 DioCapRead

The S826_DioCapRead function waits for edge events on one or more DIO channels.

Parameters

board

826 board number. This must match the settings of the board's dip switches as described in section 2.2.

chanlist

Pointer to channel flag bits (see Section 8.3). Upon entry, set flags indicate channels of interest. Upon exit, set flags indicate channels with captured edges.

waitali

Logic operator to apply to channels of interest: 1 = AND (return when all channels have events), 0 = OR (return when any channel has an event). This is ignored if tmax = 0.

tmax

Maximum time, in microseconds, to wait for the events of interest. See "Event-Driven Applications" for details.

Return Values

If the function succeeds, the return value is zero.

If the function fails, the return value is an error code.

Remarks

This function waits for edge events to be captured on an arbitrary set of DIO channels (the "channels of interest") and then returns information about the events. Event capturing must have been previously enabled for channels of interest by calling S826 DioCapEnablesWrite.

Before calling the function, one or more chanlist bits must be set to identify the channels of interest. The function will modify chanlist to indicate channels of interest that have captured events, and it will reset the capture flag registers for all such indicated channels, thus re-enabling event capturing on those channels.

The function operates in either blocking or non-blocking mode depending on the value of tmax. If tmax is zero (non-blocking mode), the function will return immediately. If tmax is greater than zero (blocking mode), the calling thread will block until the capture criteria is satisfied or tmax elapses. In either case, some channels of interest may have captured events while others may not have; these will be indicated by chanlist when the function returns.

In blocking mode, the capture criteria is specified by waitall. Depending on waitall, the function will wait for events to be captured on either any, or all channels of interest. When waitall is true, the function will return when all channels of interest have captured events. When waitall is false, the function will return when any channel of interest has captured an event. The function will return S826 ERR NOTREADY if tmax elapses before the capture criteria is satisfied.

In non-blocking mode, waitall is ignored and the function will never return S826_ERR_NOTREADY.

This function will return S826_ERR_CANCELLED if, while it is blocking, another thread calls S826_DioWaitCancel to cancel waits on any of the blocking channels. It will return immediately if the wait criteria is completely satisfied due to the wait cancellations, otherwise it will continue to block and return when all remaining wait criteria is satisfied. S826_ERR_BOARDCLOSED will be returned immediately if S826_SystemClose executes while this function is blocking. In either case, chanlist will be invalid when the function returns.

Thread-safe operation is guaranteed if the channels of interest for any given thread do not coincide with those of another thread. For example, thread safety is assured if a thread designates channels 1 and 3-5 as channels of interest while another thread designates channels 2 and 9.

8.3.11 S826 DioWaitCancel

The S826 DioWaitCancel function cancels a blocking wait on one or more DIO channels.

Parameters

board

826 board number. This must match the settings of the board's dip switches as described in section 2.2.

chanlist

Pointer to DIO channel flag bits (see Section 8.3) that indicate channels for which waiting is to be cancelled.

Return Values

If the function succeeds, the return value is zero.

If the function fails, the return value is an error code.

Remarks

This function cancels blocking for an arbitrary set of DIO channels so that another thread, which is blocked by S826_DioCapRead while waiting for DIO edge events to be captured, will return immediately with S826_ERR_CANCELLED.

8.3.12 S826_DioOutputSourceWrite

The S826_DioOutputSourceWrite function assigns the signal sources for all DIO pins.

Parameters

board

826 board number. This must match the settings of the board's dip switches as described in section 2.2.

data

Pointer to a buffer (see Section 8.3) that specifies signal sources: 0=DIO output register, 1=alternate source.

Return Values

If the function succeeds, the return value is zero.

If the function fails, the return value is an error code.

Remarks

This function specifies the signal source that will be used to drive each DIO pin. Each DIO pin may be driven by its output register or by its alternate signal source. Upon board reset, all DIO channels assume their default configuration so that all DIO pins are driven by the DIO output registers (vs. alternate sources).

A DIO pin's signal source is determined by the corresponding bit in the data buffer. When the bit is set to '1' the pin will be driven by the channel's alternate signal source; when set to '0' (default) the pin will behave as a standard digital output, driven by the channel's output register.

The data[0] quadlet selects the signal sources for DIO channels 0 to 23:

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
DIO	-	-	-	-	-	-	-	-	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Src	-	-	-	-	-	-	-	-	NMI	RST	C5	C4	C3	C2	C1	C0	NMI	RST	C5	C4	C3	C2	C1	C0	NMI	RST	C5	C4	C3	C2	C1	C0

The data[1] quadlet selects the signal sources for DIO channels 24 to 47:

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
DIO	-	-	-	-	-	-	-	-	47	46	45	44	43	42	41	40	39	38	37	36	35	34	33	32	31	30	29	28	27	26	25	24
Src	_	_	_	_	_	_	-	_	NMI	RST	C5	C4	C3	C2	C1	C0	NMI	RST	C5	C4	C3	C2	C1	C0	NMI	RST	C5	C4	C3	C2	C1	C0

Every DIO channel is associated with one of eight alternate signal sources as shown in the above tables. The tables use the following abbreviations for alternate signal sources:

Symbol	Signal Source
C0	Counter 0 ExtOut
C1	Counter 1 ExtOut
C2	Counter 2 ExtOut
C3	Counter 3 ExtOut
C4	Counter 4 ExtOut
C5	Counter 5 ExtOut
RST	Watchdog RST (Timer2) output
NMI	Watchdog NMI (Timer1) output

Examples:

- When data[1] bit 2 is set, DIO26 will be driven by the ExtOut signal from counter channel 2.
- When data[0] bit 14 is set, DIO14 will be driven by the Watchdog RST output signal.

Each of the eight alternate signal sources is associated with six DIO channels. For example, the watchdog RST signal is associated with DIO channels, 6, 14, 22, 30, 38, and 46. Typically, an alternate source is either not used or it is routed to one of its associated DIO pins, though it may be simultaneously routed to any combination of its associated pins.

This function should only be called when the SWE bit is set (see S826_SafeWrenWrite). The function will fail without notification (return S826_ERR_OK) if SWE=0 (see Section 10.1.1).

8.3.13 S826_DioOutputSourceRead

The S826 DioOutputSourceRead function reads the signal sources assigned to all DIO channels.

Parameters

boara

826 board number. This must match the settings of the board's dip switches as described in section 2.2.

data

Pointer to a buffer (see Section 8.3) that will receive the signal source assignments for all DIO channels.

Return Values

If the function succeeds, the return value is zero.

If the function fails, the return value is an error code.

8.3.14 S826_DioFilterWrite

The S826 DioFilterWrite function configures the DIO input noise filters.

Parameters

board

826 board number. This must match the settings of the board's dip switches as described in section 2.2.

interval

Filter time interval in range 1 to 65535, specified as a multiple of 20ns. This is common to all DIO channels.

enables

Pointer to a buffer (see Section 8.3) that specifies filter enables for the DIO channels: '1'=enable, '0'=disable.

Return Values

If the function succeeds, the return value is zero.

If the function fails, the return value is an error code.

Remarks

Each DIO has an input noise filter that can be independently enabled or disabled. This function selectively enables and disables the individual filters and programs the filter time interval T, which is common to all DIO filters.

A filter's output will not change state until its input has held a constant state for T * 20ns. The maximum T value is 65535, corresponding to a filter time of 1.3107ms. When a DIO channel's noise filter is enabled, its input signal will be delayed by T * 20ns and input pulses shorter than T * 20ns will not be recognized.

8.3.15 S826_DioFilterRead

The S826 DioFilterRead function reads the configuration of the DIO input noise filters.

Parameters

board

826 board number. This must match the settings of the board's dip switches as described in section 2.2.

interval

Pointer to a buffer that will receive the filter time interval as described in S826_DioFilterWrite.

enables

Pointer to a buffer (see Section 8.3) that will receive filter enable flags for the DIO channels: '1'=enable, '0'=disable.

Return Values

If the function succeeds, the return value is zero.

If the function fails, the return value is an error code.

Chapter 9: Watchdog Timer

9.1 Introduction

The model 826 board has a multistage watchdog timer that can activate the board's safemode system and generate service requests. The watchdog has three timer stages that generate timeout events in sequence according to user-defined timing. Each event is associated with an output signal. Typically, the event signals are utilized in such a way that successive events will generate service requests of progressively higher priority.




Figure 8: Watchdog system

9.1.1 Operation

When the watchdog system is disabled (default upon board reset), the three timers are halted and loaded from their associated DELAY registers. When the system becomes enabled (EN='1') by calling S826_WatchdogEnableWrite, initially only Timer0 is enabled so that it will count down towards zero while the other timers remain idle. During normal operation, the program regularly "kicks" the watchdog by writing to the Kick port, thus reloading Timer0 from DELAY0 before it can count down to zero.

If a fault condition prevents the program from kicking the watchdog, Timer0 will count down to zero and assert its timeout (TO) signal. After this event occurs, all subsequent kicks will be ignored. This event enables Timer1 and generates an interrupt request, and if SEN='1', it switches all control outputs to fail-safe states by triggering the safemode system. The program can wait for the interrupt by calling S826_WatchdogEventWait.

Timer1 asserts its TO signal upon counting down to zero. This event enables Timer2 and, if NIE='1', it asserts the NMI net of the DIO_out signal routing matrix, which in turn may route the net to a DIO pin (see S826_DioOutputSourceWrite). When GSN='1', a Timer1 event will cause the board to issue a PCI Express fatal error message; this can be used to generate a system non-maskable interrupt request if the system has been appropriately configured. Refer to your system documentation for information about generating NMI in response to a PCI Express fatal error message.

Timer2 asserts its TO signal upon counting down to zero, thus activating the RST signal generator. If OEN='1', the RST generator's output is routed to the RST net of the DIO_out signal routing matrix and to the board's Reset Out circuit. The RST generator can produce a continuous (non-pulsed) output or pulsed output. When generating a pulsed output, PWIDTH

determines the pulse duration and PGAP determines the gap time between pulses. The RST signal is not internally connected to the host computer's system reset input; if desired, this must be implemented by externally routing the selected DIO pin to the computer's reset input.

9.1.2 Reset Out Circuit

Two solid state relays (SSRs) are provided for controlling external reset circuits. Both SSRs are energized when the watchdog RST generator is asserting its output signal. One SSR has normally open contacts and the other normally closed contacts. The SSRs are galvanically isolated from other board circuitry.

9.1.3 Initialization

Before enabling the watchdog, the program must initialize it by writing to the configuration register and the five timing control registers (DELAY0-DELAY2, PWIDTH, and PGAP). This is done by calling S826_WatchdogConfigWrite. The DELAY registers determine the time intervals of their three associated timers, whereas the PWIDTH and PGAP registers determine the timing of the RST output signal.

9.2 Connector P2

Connector P2 interfaces external circuitry to the Reset Out solid state relay. Refer to the block diagram in section 9.1 for connector pinout.

9.3 Programming

9.3.1 S826 WatchdogConfigWrite

The S826_WatchdogConfigWrite function configures the watchdog system.

Parameters

board

826 board number. This must match the settings of the board's dip switches as described in section 2.2.

cfg

Configuration flags: '1' = enable feature, '0' = disable feature.

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	GSN	0	SEN	NIE	PEN	0	OEN

Flag	Function
GSN	Generate host system NMI upon Timer1 event.
SEN	Activate safemode upon Timer0 event.
NIE	Connect Timer1 event signal to the DIO_out routing matrix NMI net.
PEN	Enable RST output to pulse (vs. continuous active level).
OEN	Connect RST generator to the DIO_out routing matrix RST net.

timing

Pointer to array of five quadlets that define the watchdog's time intervals. Each quadlet is written to one of the watchdog timing control registers as shown below. All times are specified as multiples of 20 nanoseconds. For example, use the value 50,000,000 for a one-second time interval.

Quadlet	Register	Function
timing[0]	DELAY0	Timer0 interval. The program must kick the watchdog within this interval to prevent a watchdog timeout. This must be set to a non-zero value; set to 1 for shortest possible delay.
timing[1]	DELAY1	Timer1 interval. This specifies the elapsed time from Timer1 timeout to Timer2 timeout. This must be set to a non-zero value; set to 1 for shortest possible delay.
timing[2]	DELAY2	Timer2 interval. This specifies the elapsed time from Timer2 timeout to RST generator enable. This must be set to a non-zero value; set to 1 for shortest possible delay.
timing[3]	PWIDTH	RST pulse width. This is ignored if PEN='0'.
timing[4]	PGAP	Time gap between RST pulses. This is ignored if PEN='0'.

Return Values

If the function succeeds, the return value is zero.

If the function fails, the return value is an error code.

Remarks

This function programs the watchdog configuration register and timing control registers. To ensure reliable operation, it should be called only when the watchdog is disabled.

The function should only be called when the SWE bit is set (see S826_SafeWrenWrite). The function will fail without notification (return S826_ERR_OK) if SWE=0 (see Section 10.1.1).

9.3.2 S826_WatchdogConfigRead

The S826 WatchdogConfigRead function reads the watchdog configuration.

Parameters

board

826 board number. This must match the settings of the board's dip switches as described in section 2.2.

cfo

Pointer to buffer that will receive the watchdog configuration flags.

timing

Pointer to array of five quadlets that will receive the watchdog time intervals.

Return Values

If the function succeeds, the return value is zero.

If the function fails, the return value is an error code.

Remarks

See Section 9.3.1 for details about the returned cfg and timing values.

9.3.3 S826_WatchdogEnableWrite

The S826 WatchdogEnableWrite function enables or disables the watchdog system.

board

826 board number. This must match the settings of the board's dip switches as described in section 2.2.

enable

Set to '1' to enable, or '0' to disable the watchdog. The watchdog is disabled by default upon board reset.

Return Values

If the function succeeds, the return value is zero.

If the function fails, the return value is an error code.

Remarks

This function should only be called when the SWE bit is set (see S826_SafeWrenWrite). The function will fail without notification (return S826_ERR_OK) if SWE=0 (see Section 10.1.1).

9.3.4 S826 WatchdogEnableRead

The S826 WatchdogEnableRead function returns the enable status of the watchdog system.

Parameters

board

826 board number. This must match the settings of the board's dip switches as described in section 2.2.

enable

Buffer that will receive the watchdog system enable status: '1' = enabled, '0' = disabled.

Return Values

If the function succeeds, the return value is zero.

If the function fails, the return value is an error code.

9.3.5 S826_WatchdogStatusRead

The S826 WatchdogStatusRead function reads the watchdog timeout status.

Parameters

board

826 board number. This must match the settings of the board's dip switches as described in section 2.2.

status

Pointer to a quadlet buffer that will receive the watchdog status. Each status bit indicates the timeout status of one watchdog timer stage ('1' = timed out):

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	TO2	TO1	TO0

Flag	Function	
TO2	Timer2 timeout	
TO1	Timer1 timeout	
TO0	Timer0 timeout	

Return Values

If the function succeeds, the return value is zero.

If the function fails, the return value is an error code.

9.3.6 S826_WatchdogKick

The S826 WatchdogKick function reads the watchdog timeout status.

Parameters

board

826 board number. This must match the settings of the board's dip switches as described in section 2.2.

data

Valid signature. This must be 0x5A55AA5A to kick the watchdog; any other value will fail to kick the watchdog, although no error will be returned.

Return Values

If the function succeeds, the return value is zero.

If the function fails, the return value is an error code.

Remarks

When the watchdog system is running, the program should call this function to prevent a watchdog timeout. The DELAY0 value determines how often this function must be called to prevent a timeout.

9.3.7 S826_WatchdogEventWait

The S826 WatchdogEventWait function waits for a watchdog event (timeout) on Timer1.

Parameters

board

826 board number. This must match the settings of the board's dip switches as described in section 2.2.

tmax

Maximum time, in microseconds, to wait for data. See "Event-Driven Applications" for details.

Return Values

If the function succeeds, the return value is zero.

If the function fails, the return value is an error code.

Remarks

This function can operate in either blocking or non-blocking mode. If tmax is zero, the function will return immediately. If tmax is greater than zero, the calling thread will block until a watchdog event or tmax elapses. The function will return zero if a watchdog timeout event occurred, or S826_ERR_NOTREADY if the watchdog has not timed out.

When this function is blocking, it will return immediately with return code S826_ERR_CANCELLED if S826_WatchdogWaitCancel is called by another thread, or with S826_ERR_BOARDCLOSED if S826_SystemClose is called by another thread.

9.3.8 S826_WatchdogWaitCancel

The S826 WatchdogWaitCancel function cancels a blocking wait on watchdog Timer1.

```
int S826_WatchdogWaitCancel(
   uint board // board identifier
);
```

Parameters

board

826 board number. This must match the settings of the board's dip switches as described in section 2.2.

Return Values

If the function succeeds, the return value is zero.

If the function fails, the return value is an error code.

Remarks

This function cancels blocking on the watchdog so that another thread, which is blocked by S826_WatchdogEventWait while waiting for a watchdog timeout event, will return immediately with S826_ERR_CANCELLED.

Chapter 10: Safemode Controller

10.1 Introduction

The 826 board features a fail-safe controller that forces analog and digital outputs to predetermined levels in response to hardware triggers. The controller works in concert with the watchdog timer and external devices such as emergency shutdown contacts to switch the board's outputs to fail-safe levels without software intervention.

SWE SWE Reg WE XSF Internal Reg Data Bus DIN47 Safemode State Req Hardware Triggers Safemode Trigger R Safemode Enable Software Commands Safemode Disable

Figure 9: Safemode Controller

The controller consists of configuration (XSF) and write protection control (SWE) registers, triggering logic, and a state register. When safemode is active (SAF = '1'), the board's analog and digital outputs are automatically switched to their failsafe states. SAF can be set by the program and in response to hardware triggers, but only the program can reset SAF to turn off safemode. Upon power-up or board reset, SAF is reset.

If the watchdog is allowed to activate safemode (see S826_WatchdogConfigWrite), it will assert the Safemode Trigger signal upon Timer0 event, thus setting SAF. Once asserted, the trigger will remain asserted until the watchdog is disabled. Consequently, the program cannot reset SAF until the watchdog is disabled.

When XSF = '1', safemode can be triggered by an active-low signal applied to the DIO channel 47 connector pin (DIO47). When this happens, the program cannot reset SAF until DIO47 is negated or XSF is cleared.

Additional information about safemode can be found in Section 6.1.1 (analog outputs) and Section 8.1.2 (DIO outputs).

10.1.1 Write Protection

The SWE register controls write protection for registers associated with the watchdog and safemode controller. All affected registers are write-protected when SWE = '0'; this is the default state of SWE at power-up and upon system reset. The SWE register state does not change when the board is opened or closed.

Before writing to protected registers, the program must set SWE (by calling S826_SafeWrenWrite) to allow writes to the registers. During initialization, the program will typically disable write protection, write all fail-safe states as required by the application, and then re-enable write protection to prevent modification of the registers due to subsequent wayward software execution.

Several of the API functions write to SWE protected registers. These functions can fail without notification if called while SWE = '0' (they will return S826_ERR_OK if no other errors are detected, but the protected register will not be written). If it is necessary to detect a failed write to a write-protected register, the program should read the register after writing to it and compare the read and written values; a failed write is indicated when the read and written values are not equal. Each of the write functions has a corresponding read function that can be used to read back the programmed register state; these are not affected by the state of the SWE register.

These API functions write to SWE protected registers:

- S826 DacRangeWrite and S826 DacDataWrite (when safemode argument = '1')
- S826 DioOutputSourceWrite, S826 DioSafeWrite, and S826 DioSafeEnablesWrite
- S826 WatchdogConfigWrite, S826 WatchdogEnableWrite
- S826 SafeControlWrite
- S826_VirtualSafeWrite and S826_VirtualSafeEnablesWrite

Programming 10.2

10.2.1 S826_SafeControlWrite

The S826 SafeControlWrite function programs the board's fail-safe configuration and state.

```
int S826 SafeControlWrite(
              // board identifier
 uint board,
 uint settings, // safemode settings
 uint mode // write mode
);
```

Parameters

board

826 board number. This must match the settings of the board's dip switches as described in section 2.2. settings

Safemode configuration and state bits:

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	XSF	0	SAF	0

Bit **Function**

XSF DIO47 trigger enable. Programmed to '0' upon reset.

> When '1', a low level (0 volts) on the DIO channel 47 header pin will set the SAF bit. When '0', DIO47 will not affect the SAF bit. When XSF=1, a thread can block on DIO47 falling edge events to receive notification when safemode is triggered. Alternatively,the program can poll SAF.

SAF Safemode state. Programmed to '0' upon reset.

'1' = safemode active, '0' = runmode active. This can be written by the application program. This bit can also be set by DIO47 when XSF=1, or by a timeout event on watchdog Timer0.

mode

Write mode: 0 = write, 1 = clear bits, 2 = set bits (see "Atomic Read-Modify-Write").

Return Values

If the function succeeds, the return value is zero.

If the function fails, the return value is an error code.

Remarks

This function should only be called when the SWE bit is set (see S826 SafeWrenWrite). The function will fail without notification (return S826 ERR OK) if SWE=0 (see Section 10.1.1).

10.2.2 S826_SafeControlRead

The S826 SafeControlRead function returns the board's fail-safe configuration and state.

board

826 board number. This must match the settings of the board's dip switches as described in section 2.2.

settings

Pointer to buffer that will receive the safemode configuration and state as detailed in S826_SafeControlWrite.

mode

Write mode: 0 = write, 1 = clear bits, 2 = set bits (see "Atomic Read-Modify-Write").

Return Values

If the function succeeds, the return value is zero.

If the function fails, the return value is an error code.

10.2.3 S826_SafeWrenWrite

The S826 SafeWrenWrite function enables or disables write protection for safemode-related registers.

Parameters

board

826 board number. This must match the settings of the board's dip switches as described in section 2.2.

wren

1 = write protect (default upon board reset), 2 = write enable, other values have no effect. When writes are disabled (write protected), attempts to write to protected registers will without notification (return S826 ERR OK).

Return Values

If the function succeeds, the return value is zero.

If the function fails, the return value is an error code.

Remarks

See "Write Protection" for a list of registers that are write protected/enabled by this function.

10.2.4 S826_SafeWrenRead

The S826 SafeWrenRead function returns the board's fail-safe configuration and control settings.

Parameters

board

826 board number. This must match the settings of the board's dip switches as described in section 2.2.

wren

Pointer to buffer that will receive the write protection status: 0 = write protected, 2 = write enabled.

Return Values

If the function succeeds, the return value is zero.

If the function fails, the return value is an error code.

Chapter 11: Specifications

Digital I/O		
Channels	Number/type	48 bi-directional
	Signal levels	5 V TTL/CMOS
	Sampling rate	50 Ms/s
Output	Driver type	Open drain, active-low sink driver
	Internal pull-up impedance	10 kΩ, 5%
	On-state sink current (maximum)	24 mA, ≤ 800 mV
	Sink current when board unpowered	< 20 μA
	Fail-safe mode	Yes
Input	Receiver type	Schmitt trigger
	Noise/debounce filter	Interval: 0 to 1.3107 ms in 20 ns steps, common to all channels.
		Enable/disable: per channel.
	Voltage range (absolute max)	-0.3 to +5.25 V

Counters		
Channels	Number/type	6 multifunction
	Resolution	32 bits
	Count rate (maximum)	25 MHz (external clock), 50 MHz (internal clock)
	Operating modes	Incremental encoder, event counter, frequency counter, pulse width measure, PWM generator, pulse generator, custom
Clock frequency	Internal	50 MHz, 50 ppm
	External (maximum)	Derate for deviations from 50% duty cycle:
		6.25 MHz @ quadrature x4
		12.5 MHz @ quadrature/mono x2
		25 MHz @ quadrature/mono x1
Inputs (CLK, IX)	Receiver type	RS-422 differential
	Signal levels	Differential: RS-422, ±7 V CMV maximum
		Single ended: 5 V TTL/CMOS
	Noise/debounce filter	Interval: 0 to 1.3107 ms in 20 ns steps, common per channel.
		Enable/disable: independent IX, CLK pair.

Analog Inputs		
Channels	Number, type	16, differential
ADC	Resolution	16 bits
	Conversion time	≤ 3 μs
	Integral nonlinearity error	±1.5 LSB max. (±0.75 typical)
	Differential nonlinearity error	±1.25 LSB max. (±0.5 typical)
	Gain error	±40 LSB max. (±2 typical)
	Gain error temperature drift	±0.3 ppm/°C (typical)
	Zero error	±0.8 mV (max)
	Zero temperature drift	±0.3 ppm/°C (typical)
Input	Differential voltage measurement ranges	±1 V, ±2 V, ±5 V, ±10 V
	Maximum input voltage	±11 V off GND for specified accuracy.
	(signal + CMV)	±25 V continuous (absolute max).
	CMRR	> 80 dB @ 1 kHz, > 65 dB @ 10 kHz
	Input impedance	$>$ 10 M Ω in parallel with 100 pF
	Settling time for multichannel measurements	4μ s max. @ < 1 kΩ input Z with no gain change
Triggering	Modes	Hardware: 48 external digital inputs, 6 internal counter outputs.
		Software: 6 virtual digital outputs.
		Untriggered (free-running).

Analog Outputs			
Channels	Number/type	8 single ended, with local (on-board) sense	
DAC	Resolution	16 bits	
	Conversion time	1.04 μs	
	(serializer transmission + analog conversion)		
	Integral nonlinearity	±2 LSB max.	
	Differential nonlinearity	±1 LSB max.	
	Gain error	±20 LSB max. (±4 LSB typical)	
	Gain temperature coefficient	±2 ppm/°C (typical)	
	Unipolar zero-scale error	5V unipolar range, 25 °C: ±200 μV max. (±80 μV typical)	
		10V unipolar range, 25 °C: ±300 μV max. (±100 μV typical)	
		5V unipolar range: ±400 μV max. (±140 μV typical)	
		10V unipolar range: ±600 μV max. (±150 μV typical)	
	Voltage offset temperature coefficient	±2 μV/ °C (typical)	
	Bipolar zero error	±12 LSB max. (±2 LSB typical)	
Output	Voltage ranges	0 to +5 V, 0 to +10 V, ±5 V, ±10 V	
	Load current (maximum)	2 mA	
	Fail-safe mode	Yes	

Watchdog Timer			
Timer stages	Number	3	
	Interval (per stage)	Programmable from 1 to 2^{32} -1 * 20 ns (20 ns to ~85.9 s)	
	Output events	Stage 0: Fail-safe trigger, IRQ	
		Stage 1: NMI out via digital output, PCIe Fatal Error	
		Stage 2: Reset via digital output or onboard solid state relay (SSR)	
Solid state relay	On-state resistance ($I_L = 10 \text{mA}$)	20 ohms typical, 30 Ω max.	
(Reset out)	Off-state leakage current	0.03 μA typical, 1.0 μA max.	
	Applied voltage (maximum)	200 V	
	Load current (maximum)	100 mA	

Power and Environmental				
Power	Input power	350 mA (+12V) and 450 mA (+3.3V), nominal, with no loads		
	+5V outputs (on DIO/counter connectors)	5 VDC ±5%, 400 mA max. (total for all external loads)		
		Note: these do not have independent short circuit protection		
Temperature	Operating	0 to 70°C		
	Storage	-40 to 70°C		
Mating Connectors	Counters	Sullins SFH210-PPPC-D13-ID-BK or equivalent (qty. 2)		
(not included)	Analog I/O	Sullins SFH210-PPPC-D25-ID-BK or equivalent (qty. 1)		
	Digital I/O	Sullins SFH210-PPPC-D25-ID-BK or equivalent (qty. 2)		