

The House is Built on Sand

Exploiting Hardware Glitches and Side Channels in Perfect Software



Herbert Bos
Vrije Universiteit Amsterdam



Outline of the talk

- Begin
- Middle
- End



Erik Bosman




Kaveh Razavi



Victor van der Veen Cristiano Giuffrida



Andrei Tatar



Ben Gras



Pietro Frigo



Dennis Andriesse



Lucian Cojocar



Radhesh Konoth





I need a new terrace



Erik Bosman




Kaveh Razavi



Victor van der Veen Cristiano Giuffrida



Andrei Tatar




Ben Gras



Pietro Frigo



Dennis Andriesse



Lucian Cojocar




Radhesh Konoth



Exploit students

Erik Bosman



Kaveh Razavi



Victor van der Veen Cristiano Giuffrida



Andrei Tatar



Make lots of money

Ben Gras



Pietro Frigo



Dennis Andriesse



Lucian Cojocar



Radhesh Konoth




4 x \$100,000 per year


Three observations


Two observations


Observation #1


The awkward relation between security, reliability and efficiency




















Say we make our program crash resistant





Say we make our program crash resistant




If systems recovers automatically
from crashes ⇒ just keep trying!















Observation #2



Physical attacks and software exploitation: colliding worlds















WHY WOULD I CARE?!



2010

Security problems are caused by

- Software bugs, and
- Configuration bugs



2018




Even if the software is perfect
• and well-configured
it is **still vulnerable!**

What does that mean for
formally verified systems?

Software Exploitation:


2010



Software Exploitation:

2010


Attacker
Exploits
Vulnerable
Software



Software Exploitation:

2010


Attacker
Exploits
Vulnerable
Software



Software Exploitation:

2010


Attacker
Exploits
Vulnerable
Software



Software Exploitation:

2010


Exploits difficult
• Hardening



Software Exploitation:

2010

Exploits difficult
• Hardening




Software Exploitation:

2010

Exploits difficult


- Hardening
- Verification



Software Exploitation:

2018

How to Find
Memory R/W
Primitives?



Sharing

2018

How to Find
Memory R/W
Primitives?

is efficient



Sharing is not caring



How to Find
Memory R/W
Primitives?

Software
Exploit Con-


2018

Software Exploitation:

2018

Memory R:
Hw/Sw Side
Channels

memory read:
side channels




Glitches from software

Glitches

2018

Memory W?

memory read:
side channels



Glitches from software

Glitches

2018

Memory W?


memory read:
side channels



Software Exploitation:

2018


Memory W:
Hardware
Glitches



Software Exploitation:

2018


Goal:
Controllable
from Software




Software Exploitation:

2018

Memory RW:
Back to reliable
Exploits!



Past 10 years




Code reuse

ROP

Small snippets of code ending with a RET

Can be chained together



Crucial requirements

Need: to find address of code (and data)


Need: bugs

This is getting harder


Want to do this
without the software bugs

The rise and rise and rise
Rowhammer


DRAM



DRAM




DRAM needs periodic refresh



DRAM needs periodic refresh


Or else:



Charge leakage causes bit flips

Reliability problem!


Or else:



Charge leakage causes bit flips


But wait!

Or else:




Charge leakage causes bit flips


Rowhammer




Rowhammer




Rowhammer




Rowhammer




Rowhammer




Rowhammer




Rowhammer



Rowhammer




Rowhammer




Don't know in advance which flips, but
if it flips once, it will flip again

Rowhammer: security problem




Root cause: efficiency fetish

Rowhammer Evolution




[1] CMU finds first bit flip (2014)

Rowhammer Evolution




- [1] CMU finds first bit flip (2014)
- [2] Google Project Zero: 1st Rowhammer root Exploit (flipping PTEs)

Rowhammer Evolution



- [1] CMU finds first bit flip (2014)
- [2] Google Project Zero: 1st Rowhammer root Exploit (flipping PTEs)
- [3] Rowhammer.js: 1st RH bit flip in JavaScript

Rowhammer Evolution



- [1] CMU finds first bit flip (2014)
- [2] Google Project Zero: 1st Rowhammer root Exploit (flipping PTEs)
- [3] Rowhammer is 1st bit flip in Javascript

Can we do this on Edge from
Javascript in realistic settings?

Goal 1

Bug-free Exploitation in Browsers

Dedup Est Machina

Published at IEEE S&P 2016

Won Pwnie Award at Black HAT 2016



*“Most
Innovative
Research”*

Exploit of MS Edge browser on Windows 10 from JavaScript
...without relying on a single software bug


Erik Bosman



Kaveh razavi



Herbert Bos



Cristiano Giuffrida



Memory deduplication

(software side channel)

Memory deduplication (software side channel)

+


Rowhammer (hardware glitch)

Dedup Est Machina

Memory deduplication
(software side channel)

+

Rowhammer
(hardware glitch)



Exploit MS Edge without software bugs
(from JavaScript)

Remember

Crucial:


need to find address of code and data



Dedup Est Machina: Overview


Memory deduplication

Leak randomized heap and code pointers



Dedup Est Machina: Overview


Memory deduplication
Leak randomized heap and code pointers



Dedup Est Machina: Overview

Memory deduplication

Leak randomized heap and code pointers
Create a fake JavaScript object



Dedup Est Machina: Overview



Memory deduplication

Leak randomized heap and code pointers
Create a fake JavaScript object

+

Rowhammer

Create a reference to our fake object



Dedup Est Machina: Overview


Memory deduplication

Leak randomized heap and code pointers
Create a fake JavaScript object

+

Rowhammer

Create a reference to our fake object



Dedup Est Machina: Overview


Memory deduplication

Leak randomized heap and code pointers
Create a fake JavaScript object

+

Rowhammer

Create a reference to our fake object



Memory Deduplication

An efficiency measure to reduce physical memory usage

Common in virtualization environments


Enabled by **default** on Windows

Windows 8.1


Windows 10

Memory Deduplication: Mechanics


physical memory



process A




process B




Memory Deduplication: Mechanics


physical memory



process A




process B




Memory Deduplication: Mechanics


physical memory



process A




process B




Memory Deduplication: Mechanics


physical memory



process A




process B




Memory Deduplication: Mechanics


physical memory



process A




process B




Memory Deduplication: Mechanics


physical memory



process A



process B



* = Copy-on-write

DÉDUPLICATION
WORKS ACROSS
SÉCURITÉ BOUNDARIES



— SIDE CHANNEL?

Memory Deduplication: Timing Side Channel

normal write



Memory Deduplication: Timing Side Channel

normal write




Memory Deduplication: Timing Side Channel

normal write



copy on write (due to deduplication)



Memory Deduplication: Timing Side Channel

normal write



copy on write (due to deduplication)




Memory Deduplication: Timing Side Channel

normal write



copy on write (due to deduplication)




Memory Deduplication: Timing Side Channel

normal write



copy on write (due to deduplication)




Memory Deduplication: Timing Side Channel

normal write



copy on write (due to deduplication)



Memory Deduplication: Timing Side Channel

normal write



copy on write (due to deduplication)



Memory Deduplication: The Problem


*“Can we generalize this to leaking
arbitrary data like randomized pointers?*



Dedup Est Machina: Challenges

Challenge 1:

The secret we want to leak does not span an entire memory page



Dedup Est Machina: Challenges


Turning a secret into a page



secret

Dedup Est Machina: Challenges

Turning a secret into a page




Dedup Est Machina: Challenges

Challenge 2:


The secret to leak has too much entropy to leak it all at once






Only 23 people for a
50% same- birthday
chance

You compare everyone
with everyone else
→ Any match
suffices!



Dedup Est Machina: Leaking Heap Pointer



Create many Secret Pages



MANY OBJECTS
(1MB ALIGNED)

Dedup Est Machina: Leaking Heap Pointer


Create many Secret Pages



MANY OBJECTS
(1MB ALIGNED)


Dedup Est Machina: Leaking Heap Pointer

Create many Secret Pages



Dedup Est Machina: Leaking Heap Pointer

Create many guesses




Dedup Est Machina: Leaking Heap Pointer

If any deduplicated → nailed it!

Dedup Est Machina: Creating a Fake Object


Fake JavaScript Uint8Array



JavaScript Array


Dedup Est Machina: Creating a Fake Object

Fake JavaScript Uint8Array




Dedup Est Machina: Creating a Fake Object

Fake JavaScript Uint8Array




Dedup Est Machina: Creating a Fake Object

Pointer Pivoting



Dedup Est Machina: Creating a Fake Object

Pointer Pivoting



Cashing in...

Microsoft Bounty Program: \$100,000

Cashing in...

Microsoft Bounty Program: \$100,000

“Well, can you refrain from publishing?”

Cashing in...

Microsoft Bounty Program: \$100,000

“Well, can you refrain from publishing?”

But, but, we observed the 90 days!

Cashing in...

Microsoft Bounty Program: \$100,000

“Well, can you refund me from publishing? It’s been 90 days, we deserved the 90 days! —


“Yes, well. Sorry!”




Only the beginning

What else can we attack?





- [1] CMU finds first bit flip (2014)
- [2] Google Project Zero: 1st Rowhammer root Exploit (flipping PTEs)
- [3] Rowhammer.js: 1st RH bit flip in JavaScript
- [4] Dedup est Machina: Breaking Microsoft Edge's sandbox



- [1] CMU finds first bit flip (2014)
- [2] Google Project Zero: 1st Rowhammer root Exploit (flipping PTEs)
- [3] Rowhammer.js
- [4] Deep Dive

What about the cloud?

Goal 2

Bug-free Exploitation in Clouds



Flip Feng Shui

Ben Gras




Kaveh Razavi




Erik Bosman



Bart Preneel



Herbert Bos



Cristiano Giuffrida



USENIX Security
2017

Flip Feng Shui

Published at USENIX Security 2016

with Ben, Kaveh, Erik, Herbert, and Bart (KU Leuven)



Steve Gibson
@SGgrc

 Follow

"Flip Feng Shui" Security Now! #576
An incredibly righteous and sublime hack:
Weaponizing the RowHammer attack:

System-wide exploits in public KVM clouds
...without relying on a single software bug

Flip Feng Shui: Overview

Rowhammer
(hardware glitch)

Flip Feng Shui: Overview

Rowhammer
(hardware glitch)

+


Memory deduplication
(physical memory massaging primitive)

Flip Feng Shui: Overview

Rowhammer
(hardware glitch)

+


Memory deduplication
(physical memory massaging primitive)



**Cross-VM compromise in public Linux/KVM clouds
without software bugs**


KVM / Clouds

KSM: Kernel Same-page Merging




KVM / Clouds

KSM: Kernel Same-page Merging




KVM / Clouds

KSM: Kernel Same-page Merging




KVM / Clouds



KVM / Clouds

Questions:


What can I flip to gain access?
What pages do I know?



"I determine the
physical page!"
"I can hammer it!"

KVM / Clouds

Check .authorized_keys



Questions:

What can I flip to gain access?
What pages do I know?



"I determine the physical page!"
"I can hammer it!"

Public keys are not secret

ssh-rsa

```
AAAAB3NzaC1yc2EAAAQEA0ibAEmysI4o1zfb4dOJlyaN67pya8  
AnOozVewilpv560jiagTzwrPG8bmK4GL3KEUc3lxZ/Xhj7RvdOD0qMAx0fFB  
3r80ZSy1KlkIXwKumUY+YBMyn1xdMluWS/J4JWKBpuoOMNTGy7QdCPI  
Hrt07OnwSxvZsoyTsh9QZ/eJv4qR0YaFkAHyH9Si2hTC/6G6CZdXkw93Ly  
EtW1ykxxkJJB6JYwB8FsBMcXPvYJ5CiR30fKqo6GP+WTz1xbTbahLLO3  
1mx/qSDntcXEYgfpw7Abi8W6LSkExFOxrsKir8QqZregznVeWPiht9kf4PT9  
C3WOoDzA0aF1q+g1CJ1EhZow== joe@acme
```


So we know what is in memory

KVM / Clouds

We move it to a page susceptible to rowhammer

Questions:

What can I flip to gain access?
What pages do I know?



Hammer Time!



A bit flips in the pub key

Makes a **weak key**

Easy to generate private key

⇒ We do this in minutes!


Better still?

Questions:

What can I flip to gain access?

What pages do I know?

How about
updates
(APT)?




"I determine the
physical page!"
"I can hammer it!"

debian.org
ubuntu.com

APT

sources.list: from which to
install packages & updates




Using dedup, we move sources.list
to page susceptible to rowhammer

debian.org
ubuntu.com

APT

sources.list: from which to
install packages & updates



Hammer Time!



A bit flips...

Now we install from
ubunvu.com
ucuntu.com


...

(which we own)

But fortunately, the packages are signed!

Public key of legitimate apt server in “trusted.gpg”






BREAKING THE INTERNET



Root causes:


- unreliable DRAM
- push for efficiency (Dedup)
- bit flip not part of threat model

Rowhammer Evolution



- [1] CMU finds first bit flip (2014)
- [2] Google Project Zero: 1st Rowhammer root Exploit (flipping PTEs)
- [3] Rowhammer.js: 1st RH bit flip in JavaScript
- [4] Dedup est Machina: Breaking Microsoft Edge's sandbox
- [5] Flip Feng Shui: Breaking the cloud

Rowhammer Evolution



- [1] CMU finds first bit flip (2014)
- [2] Goo
- [3] Row
- [4] Ded
- [5] Fli

Is this even possible on ARM?

Goal 3

Bug-free Exploitation on Phones

Drammer: Deterministic Rowhammer Attacks on Mobile Platforms

CCS'16

*Victor van der Veen¹, Yanick Fratantonio², Martina Lindorfer², Daniel Gruss³,
Clémentine Maurice³, Giovanni Vigna²,
Herbert Bos¹, Kaveh Razavi¹, and Cristiano Giuffrida¹*

¹Vrije Universiteit Amsterdam, ²UC Santa Barbara, ³TU Graz

We did PCs and clouds

Victor was looking for a project

“How about mobile phones?”

Overview

1. **Memory Templating**
Scan memory for useful bit flips
2. **Land sensitive data**
Store a crucial data structure on a vulnerable page
3. **Reproduce the bit flip**
Modify the data structure and get root access

Overview

1. **Memory Templating**
Scan memory for useful bit flips
2. Land sensitive data
Store a crucial data structure on a vulnerable page
3. Reproduce the bit flip
Modify the data structure and get root access

Rowhammer on ARM

None of the x86 techniques work

Rowhammer on ARM

None of the x86 techniques work

(We tried)

Rowhammer on ARM

None of the x86 techniques work

(We tried)

(Really hard)

**Victor went to... Barbados
...and Santa Barbara**

“I will work on it there.”

Victor went to... Barbados ...and Santa Barbara

I was worried

1 week. No results.

3 weeks. No results.

1 month. No result.

So I sent an email.



Email to everyone



progress Rowhammer on ARM

giuffrida (cs.vu.nl), Christopher Kruegel (cs.ucsb.edu) 4 more

progress Rowhammer on ARM


Just adding Victor to this list. As mentioned, Victor is currently at UCSB, desperately trying to flip bits on ARM.

He is not allowed to go surfing until he gets a flip.

– HJB

Two days later.

Flip.



Memory templating on ARM

Direct Memory Access

Android's DMA memory allocator provides everything we need:

- Uncached memory (no `clflush` required)

- Physically contiguous memory

Physical memory:



DMA ALLOCATED CHUNK

Victor sent me a picture.



Overview

1. **Memory Templating**
Scan memory for useful bit flips
2. **Land sensitive data**
Store a crucial data structure on a vulnerable page
3. **Reproduce the bit flip**
Modify the data structure and get root access

Overview

1. Memory Templating

Scan memory for useful bit flips

2. Land a page table

Store a page table on a vulnerable page


3. Reproduce the bit flip

But why?

Deterministic Attacks on Page Table Entries


Say we are able to flip bit #14 in a page table entry

PTE: lower 12 bits are properties, so 2nd bit of address




Deterministic Attacks on Page Table Entries

1. Map a page 4 pages ‘away’ from its page table




Deterministic Attacks on Page Table Entries

- ## 1. Map a page 4 pages ‘away’ from its page table




Virtual address 0xb6a57000 maps to Page Table Entry:




which translates to physical page **0x1b17f000**

Deterministic Attacks on Page Table Entries

1. Map a page 4 pages ‘away’ from its page table
2. Flip bit 2 in the page table entry




Virtual address **0xb6a57000** maps to Page Table Entry:



which translates to physical page **0xb17f000**


Deterministic Attacks on Page Table Entries

1. Map a page 4 pages ‘away’ from its page table
2. Flip bit 2 in the page table entry



Mapped Page Table


Virtual address **0xb6a57000** maps to Page Table Entry:




which translates to physical page **0x1b17b000**

Deterministic Attacks on Page Table Entries

1. Map a page 4 pages ‘away’ from its page table
2. Flip bit 2 in the page table entry
3. Write page table entries




Virtual address **0xb6a57000** maps to Page Table Entry:




which translates to physical page **0x1b17b000**

Deterministic Attacks on Page Table Entries

1. Map a page 4 pages ‘away’ from its page table
2. Flip bit 2 in the page table entry
3. Write page table entries




Virtual address 0xb6a57000 maps to Page Table Entry:



which translates to physical page 0x1b17b000

Deterministic Attacks on Page Table Entries

1. Map a page 4 pages ‘away’ from its page table
2. Flip bit 2 in the page table entry
3. Write page table entries
4. **Read/write kernel memory**



Virtual address **0xb6a57000** maps to Page Table Entry:




which translates to physical page **0x1b17b000**


Deterministic Attacks on Page Table Entries

1. Map a page 4 pages ‘away’ from its page table
2. Flip bit 2 in the page table entry
3. Write page table entries
4. **Read/write kernel memory**

Of course, careful Phys Feng Shui needed to ensure PT & Page were mapped at right address, page



Virtual address 0xb6a57000 maps to Page Table Entry:



which translates to physical page 0x1b17b000


Overview

1. **Memory Templating**
Scan memory for useful bit flips
2. **Land sensitive data**
Store a crucial data structure on a vulnerable page
3. **Reproduce the bit flip**
Modify the data structure and get root access

Drammer

<https://www.vusec.net/projects/drammer/>


Published at CCS 2016



CSAW Best Applied Research



Dutch Cyber Security
Research Paper Award, 2017



PWNIE AWARD!

Root causes

Unreliable DRAM

Shared resources

Efficient: give apps direct access to contiguous DMA memory

...

Disclosure

Contacted Google with a list of suggested mitigations on July 25

Disclosure

Contacted Google with a list of suggested mitigations on July 25

(91 days before #CCS16)

Disclosure

Contacted Google with a list of suggested mitigations on July 25

(91 days before #CCS16)

“Can you publish at another conference, later this year?”

Disclosure

Contacted Google with a list of suggested mitigations on July 25

(91 days before #CCS16)

“Can you publish at another conference, later this year?”

“What if we support you financially?”

Disclosure

Contacted Google with a list of suggested mitigations on July 25

(91 days before #CCS16)

“Ok, could you then perhaps obfuscate some parts of the paper?”

Disclosure

Contacted Google with a list of suggested mitigations on July 25

(91 days before #CCS16)

“Ok, could you then perhaps obfuscate some parts of the paper?”

Rewarded \$4000 for a *critical* issue

Disclosure

Contacted Google with a list of suggested mitigations on July 25

(91 days before #CCS16)

“Ok, could you then perhaps obfuscate some parts of the paper?”

Rewarded \$4000 for a *critical* issue

(because “it doesn’t work on the devices in our Reward Program”)

Disclosure

Contacted Google with a list of suggested mitigations on July 25

(91 days before #CCS16)

“Ok, could you then perhaps obfuscate some parts of the paper?”

Rewarded \$4000 for a *critical* issue

(because “it doesn’t work on the devices in our Reward Program”)

Now it does

Disclosure

Contacted Google with a list of suggested mitigations on July 25

(91 days before #CCS16)

“Ok, could you then perhaps obfuscate some parts of the paper?”

Rewarded \$4000 for a *critical* issue

Partial hardening in November's updates

“We will continue to work on a longer term solution”

Disclosure

Contacted Google with a list of suggested mitigations on July 25

(91 days before #CCS16)

\$4000,-

"Ok, could you then perhaps inform the company of the paper?"

Rewarded \$4000 for a *critical* issue

4 months of work

9 people



No Terrace


4 months of work

Partial hardening in November's updates

9 people

"We will continue to work on a longer term solution"

Rowhammer Evolution



- [1] CMU finds first bit flip (2014)
- [2] Google Project Zero: 1st Rowhammer root Exploit (flipping PTEs)
- [3] Rowhammer.js: 1st RH bit flip in JavaScript
- [4] Dedup est Machina: Breaking Microsoft Edge's sandbox
- [5] Flip Feng Shui: Breaking the cloud
- [6] Drammer: rooting android

195

But not from Javascript...



the grugq @thegrugq · 24 okt. 2016

Cool work, clever hack -- LPE that require installing malicious apps don't put "millions of devices at risk"

Tweet vertalen

2

24

22



Victor van der Veen @vvdveen · 25 ott 2016

I wouldn't be surprised if we could pull this one from a browser actually...

Traduci dalla lingua originale: inglese

1

4

5



the grugq
@thegrugq

Following


In risposta a @vvdveen e @vu5ec

love to see it happen. :)

Goal 4

**Bug-free exploitation on Phones
from Javascript**

Rowhammer Evolution



[1] CMU finds first bit flip (2014)

[2] Google browser can trigger bit flip

[3] Rowhammer.js proof of concept


[4] Dedicated exploit for Linux

[5] Flipping memory from Javascript

[6] Drawing on screen triggers bit flip

Can we do this from Javascript?

Rowhammer Evolution



[1] CMU finds first bit flip (2014)

[2] Google browser can trigger bit flip

[3] Rowhammer.js proof of concept

[4] Dedicated exploit for Linux

[5] Flipping memory from Javascript

[6] Drawing on screen triggers bit flip

Can we do this from Javascript?

Including the GPU


Pietro Frigo



Kaveh Razavi




Herbert Bos




Cristiano Giuffrida






Security & Privacy 2018












More co-processors




Greater attack surface




Access control

- Effective against standard exploitation vector



Access control

- Effective against standard exploitation vector
- **Fail to address microarchitectural attacks**




Access control

- Effective against standard exploitation vector


Fail to address

attacks

can we use GPU for microarchitectural attacks (RH)?




GPU architecture



1. Read Vertices
2. Read Textures
3. Write to Framebuffer



GPU architecture




Research

1. Reverse engineered architecture (caches!)
→ to bypass them
2. Built highly accurate timers
→ needed for side channel
3. Figured out how to get large contiguous memory areas
→ needed for Rowhammer

End-to-end exploit

A bit like the one in Dedup Est Machina
“Type flipping”



Flip bit in pointer → double → read value
Flip bit in double → forge pointer

End-to-end exploit

on phones!

from JavaScript!



End-to-end exploit

on phone!

from JavaScript!


\$0, -



Goal 5


What about servers?

Rowhammer Evolution



- [1] CMU finds first bit flip (2014)
- [2] Google Project Zero: 1st Rowhammer root Exploit (flipping PTEs)
- [3] Rowhammer.js: 1st RH bit flip in JavaScript
- [4] Dedup est Machina: Breaking Microsoft Edge's sandbox
- [5] Flip Feng Shui: Breaking the cloud
- [6] Drammer: rooting android
- [7] Grand Pwning Unit: attack from the GPU (faster!)

Rowhammer Evolution



[1] CMU finds first bit flip (2014)

[2] Google finds first local attack (2015)

[3] Rowhammer.js proof-of-concept (2016)

[4] Dedicated exploit for Chrome (2016)


[5] Flipping over the network (2016)

[6] Dramatic performance regression (2016)

[7] Graphics driver exploit (2017)


So far, Rowhammer requires local code execution. Can we attack servers over the network?

Throwhammer



Fast networks


RDMA



Fast networks

RDMA

We can flip bits over the network




Fast networks

RDMA

We can flip bits over the network


Moreover, we can exploit server software



Rowhammer Evolution




What is missing?



- [1] CMU finds first bit flip (2014)
- [2] Google Project Zero: 1st Rowhammer root Exploit (flipping PTEs)
- [3] Rowhammer.js: 1st RH bit flip in JavaScript
- [4] Dedup est Machina: Breaking Microsoft Edge's sandbox
- [5] Flip Feng Shui: Breaking the cloud
- [6] Drammer: rooting android
- [7] Grand Pwning Unit: attack from the GPU (faster!)
- [8] Throwhammer: attack servers over the network

What is missing?



- [1] CMU finds first bit flip (2014)
- [2] Google Project Zero: 1st Rowhammer root Exploit (flipping PTEs)
- [3] Rowhammer.js: 1st RH bit flip in JavaScript
- [4] ~~Dedup on Machine: Breaking Microsoft Edge's sandbox~~
- [5] F
- [6] Dr
- [7] Gr
- [8] Th

Can we do this on ECC memory?

Goal 6

Flipping bits on ECC memory

Flipping bits on ECC memory


Lucian Cojocar



Kaveh Razavi



Herbert Bos



Cristiano Giuffrida



Part II


Side Channels

Software Exploitation:

2018

Goal:
Controllable
from Software

How about this?



We have seen this

Side channels – what do we want to leak?


Passwords, keys, and other secret user data

Addresses (breaking ASLR)

Cache Side Channels



Intuition only

Prime and Probe




Prime and Probe

```
for i in key_length:  
    if (keybit(i) == 1)  
        foo();  
    else  
        bar();
```



Prime and Probe


```
for i in key_length:  
    if (keybit(i) == 1)  
        foo();  
    else  
        bar();
```



Prime and Probe

```
for i in key_length:  
    if (keybit(i) == 1)  
        foo();  
    else  
        bar();
```

2-way set associative



Cache

Attacker: prime cache sets with data


foo()

bar()

Prime and Probe

```
for i in key_length:  
    if (keybit(i) == 1)  
        foo();  
    else  
        bar();
```

2-way set associative



Cache


Attacker: prime cache sets with data periodically read same data

foo()

bar()

Prime and Probe

```
for i in key_length:  
    if (keybit(i) == 1)  
        foo();  
    else  
        bar();
```



But maybe we do not have a key to leak...

We want to leak addresses, to break ASLR

AnC

ASLR ^ Cache

AKA “Side channeling the MMU”

Ben Gras



Code Reuse:
crucial requirement

Need to find address of code (and data)

Goal: break ASLR (from Javascript)

Say we have a JS object

- “What are addresses of heap and code?”

Result:

- ASLR is fundamentally insecure
- Broken without relying on special features/settings
 - - Dedup
 - - Overcommit
 - - Threadspraying

Goal: break ASLR (from Javascript)

Fundamental

The way modern processors translate VA → PA

- MMU
- PT walks


The way modern systems use caches

- PTs also cached

Conclusion

Secure ASLR and caching are mutually exclusive

Memory organization in Intel




Caches

- Physically tagged
- N-way set associative (e.g., 16)
- 64B cache lines
- LLC is inclusive



Caches

- Physically tagged
- N-way set associative (e.g., 16)
- 64B cache lines
- LLC is inclusive



MMU

TLB translates VA → PA

- Before accessing data or instruction (cache phys. tagged)


On miss: PT walk

- For attack, we will clear the TLB to force PT walk


PT Walk

Virtual Address

0x1fafe7fbf000




PT Walk



Important Observation (1)

PT Walk

ALSR Linux heap: 28 bits



If we know each entry in the PT used in the walk → we know the VA


Each PT level contains 9 bits of entropy
(last level only 1 bit)

PTs are cached too


Each PT contains

$$2^{12}/2^3 = 2^9 \text{ PTEs}$$


$$\text{or } 2^9/2^3 = 64 \text{ cache lines}$$




Cache sets



Cache sets




Cache sets



If first cacheline of 2 pages in same cache set
→ All cache lines in the 2 pages share (different) cache set

$$2^3 * 2^{12} = 32\text{KB}$$



Important observation (2)

If we know which cache line of a PT was accessed during PT walk
Gives us 6 of the 9 bits of entropy

“It can be any of these 8 PTEs out of 512 PTEs on page”

What we need

1. *Identifying the cache lines that host the PTEs*
2. *Identifying page offsets of the cache lines*
3. *Identifying cache line offsets of the PT entries*

Intuitively

Say there is only 1 PT and we want the 9 bits for address A

Allocate large number of pages

Evict a target cache line at offset t

- Access all pages at that cacheline offset (also flushes TLBs)
- Time the access to A (+ some offset, to make sure we hit other cache line)
- PT walk begins
- If access takes longer → this line at offset t *must* have contained PTE

In reality: more PTs

Two more problems:

- We know the cache line that contains PTE, but of which level?
- We now know cache line: 6 bits. How about remaining 3?

Both problems have same solution: sliding

Say PTL1

- Probe address + 4KB, +8 KB, ..., +32KB
- At some point will be on new cacheline in PT (slower access for our data)
- If this happens at +4KB, we know we were the last entry in the line. If it happens at +8KB, we were the one before that, etc

If it does not happen at +32KB → higher level

For PTL2, the stride is 2MB

(Note that a cache line switch for PTL2 always also incurs one in PTL1)

As we move up, doing so requires access to memory that is increasingly far apart to do the final trick → we must force a cache line switch

How about PTL3 and PTL4?

PTL3 : need 8GB crossing in AS

Problem: we can allocate only 2GB

PTL4 : need 4TB crossing in AS

For these levels we use knowledge about the memory allocators in FF and Chrome

See paper for details.



Concl AnC

BTW: we assume we have a timer

So we can measure diff between cached and (non cached) memory access from JS

Not trivial (but solved problem): see paper

So...

ASLR fundamentally insecure

Very hard to fix

Page coloring (keep browser memory separate) → hard

Detection (performance counters) → hard

Secure timers → hard

Separate caches → expensive

So...

How much

Page coloring (keep browser memory separate) → hard

Detection (performance counters) → hard

Secure timers → hard

do you think?


Separate caches → expensive


Malicious Management Unit

Why Stopping Cache Attacks in Software is Harder Than You Think



Stephan van Schaik








Memory accesses are not performed in constant time

Caches matter

- Caches are shared resources
- Caches can be manipulated
- Spy on other processes
- Input events
- Leak sensitive data








AES


- ▶ Advanced Encryption Standard
- ▶ Software implementations use T-tables
- ▶ $T[p_i \oplus k_i]$
- ▶ Indices are key-dependent
- ▶ Elements may be in main memory or the cache

An example of PRIME + PROBE against AES

PRIME + PROBE



PRIME + PROBE




PRIME + PROBE


Attacker

Cache


AES T-table




PRIME + PROBE



PRIME + PROBE



PRIME + PROBE




PRIME + PROBE


Attacker



Cache




AES T-table




PRIME + PROBE


Attacker



Cache





AES T-table




Cache Sets

PRIME + PROBE




PRIME + PROBE

Attacker



Wait

Cache



Cache Entries

AES T-table




Cache Sets


Encrypt

PRIME + PROBE


Attacker



Cache






AES T-table





Cache Sets



PRIME + PROBE




PRIME + PROBE



PRIME + PROBE




PRIME + PROBE




AES encrypt used another cache set

PRIME + PROBE


Attacker



Cache




AES T-table




PRIME + PROBE


Attacker




Cache



AES T-table





PRIME + PROBE





AES encrypt used the same cache set

What about defenses?




Way Partitioning




Set Partitioning

The magic of page coloring


Page coloring




Page coloring




Page coloring




Page coloring



Page coloring





Page coloring



Victim and attacker are nicely isolated

Or are they?


Page coloring




The attacker can only allocate red pages

Page coloring

Page Tables




Cache




However, the page tables aren't colored

Page coloring

Page Tables



Cache




Cache Sets

Cache Entries


However, the page tables aren't colored

Page coloring

Page Tables




Cache




However, the page tables aren't colored

Page coloring




However, the page tables aren't colored

Page coloring



However, the page tables aren't colored

Page coloring





Can we control the page tables for cache attacks?

XLATE attacks



- Memory Management Unit (MMU)
- Translates virtual addresses into their physical counterparts
- Hence translate or XLATE attacks
- XLATE + PROBE caches page tables instead of pages

How does the MMU perform page walks?


Page table walks




Page table walks




Page table walks




Page table walks




Page table walks




Page table walks




Page table walks



Page table walks



Page table walks



Can we do a XLATE+ PROBE?



Challenges

- Avoid noise from high-level page tables
- Avoid noise from pages
- Build eviction sets

Translation Caches



Virtual Address

0x1fafefbf000




Translation Cache

Translation Caches




Translation Cache


Translation Caches




Translation Caches




Translation Caches



Translation Caches




Translation Caches




Translation caches cache intermediate page tables


Translation Caches



Translation Caches




Translation Caches




Translation caches cache intermediate page tables

Translation Caches





Translation Caches



We reverse engineered size of these tables


Ideal for reducing noise of PT walk

Translation Caches




Translation Caches

Page Tables



Cache



Cache Sets

Cache Entries

Translation caches skip page table walks

Challenges




Avoid noise from high-level page tables


- Avoid noise from pages
- Build eviction sets

Shared Memory

Page Tables




Cache




Shared Memory

Page Tables



Cache



Use shared memory to reduce noise

Challenges




Avoid noise from high-level page tables




Avoid noise from pages

- Build eviction sets

Building Eviction Sets




Building Eviction Sets




Allocate pages


Building Eviction Sets




Building Eviction Sets




Building Eviction Sets




Building Eviction Sets



Building Eviction Sets




Building Eviction Sets




Draw pages and try to evict the target

Building Eviction Sets




Draw pages and try to evict the target

Building Eviction Sets




Draw pages and try to evict the target

Building Eviction Sets




Draw pages and try to evict the target

Building Eviction Sets




Draw pages and try to evict the target

Building Eviction Sets




Draw pages and try to evict the target

Building Eviction Sets




Draw pages and try to evict the target

Building Eviction Sets




Draw pages and try to evict the target

Building Eviction Sets




Building Eviction Sets




Optimize the eviction set

Building Eviction Sets




Optimize the eviction set

Building Eviction Sets




Optimize the eviction set

Building Eviction Sets




Optimize the eviction set

Building Eviction Sets



Building Eviction Sets



Keep going until you have all eviction sets


Also works for page tables

Challenges


- ✓ Avoid noise from high-level page tables
- ✓ Avoid noise from pages
- ✓ Build eviction sets

Xlate & Probe: the Big Picture


XLATE + PROBE




XLATE + PROBE




XLATE + PROBE




XLATE + PROBE




XLATE + PROBE




XLATE + PROBE




XLATE + PROBE




XLATE + PROBE




XLATE + PROBE




XLATE + PROBE




XLATE + PROBE




XLATE + PROBE




XLATE + PROBE




XLATE + PROBE




XLATE + PROBE




XLATE + PROBE




XLATE + PROBE




XLATE + PROBE




XLATE + PROBE









XLATE + PROBE




XLATE + PROBE



Effectiveness




Effectiveness



XLATE + PROBE is effective against AES T-tables

Cache Defenses



XLATE + PROBE bypasses set and way partitioning

Conclusions so far

- Indirect cache attacks are practical
- Must reconsider cache defenses

<https://vusec.net/projects/xlate>

Conclusions so far

- Indirect cache attacks are practical
- Must reconsider cache defenses

Yes.

<https://vusec.net/projects/xlate>

\$0,-

TLBleed

AKA “Side channeling the TLB”



Ben Gras



TLBleeders



Ben Gras



Kaveh Razavi




Cristiano Giuffrida



Herbert Bos

Side channels

Only possible because of shared resources



Brief sketch of the cache side channels (again)

Cache side channels
(Note: processes share cache)

- memory accesses depend on secret
- signing with RSA: compute $m^d \pmod n$
- to do so efficiently: square and multiply
 - iterate over all bits in key
 - square: always
 - multiply if bit is 1

Assume shared code


Attacker and victim share a crypto library

Only stored in memory once

Square and multiply at different addresses


Flush + Reload

NO ACCESS BY VICTIM




Flush + Reload


NO ACCESS BY VICTIM



ACCESS BY VICTIM



Flush + Reload




Flush + Reload


- Can also attack AES implementation with T tables
- A table lookup happens $T_j [x_i = p_i \oplus k_i]$
 - where p_i is a plaintext byte, k_i a key byte,

Defenses


Partitioning





Partitioning





Partitioning




Partitioning




Partitioning





Partitioning



Partitioning



Partitioning





A third “defense”

Defenses

Set partitioning: cache colouring

Way partitioning: Intel CAT


Transactions: TSX

- Intended for hardware transactional memory
- But relies on unshared cache activity
- Transactions fit in cache, otherwise auto-abort
- We can use this as a defense

Hyper Threading


Intel® Hyper-Threading Technology

- Nehalem is a scalable multi-core architecture
- Hyper-Threading Technology augments benefits
 - Power-efficient way to boost performance in all form factors: higher multi-threaded performance, faster multi-tasking response




	Hyper-Threading	Multi-cores
	Shared or Partitioned	Replicated
Register State		X
Return Stack		X
Reorder Buffer	X	
Instruction TLB	X	
Reservation Stations	X	
Cache (L1, L2)	X	
Data TLB	X	
Execution Units	X	

TLB



TLBleed: TLB as shared state?



Very complicated

Many things unknown

We have L1*i*TLB, L1*d*TLB, L2*s*TLB

How are they structured (ways, sets)?

How are they filled?

⇒ Reverse engineering!

But are they suitable?

Many things unknown

We have L1*i*TLB, L1*d*TLB, L2*s*TLB

How are they structured (ways, sets)?

How are they filled?

⇒ Reverse engineering!

TLB


L1iTTLB \Rightarrow not shared

L1dTTLB \Rightarrow shared

L2sTTLB \Rightarrow shared

Can we use latency as side channel?

Can we use latency as side channel?



Let's do it


EdDSA ECC key multiplication

- Scalar is secret and ADD only happens if there's a 1
- But: we can not use code information! Only data..!

```
void _gcry_mpi_ec_mul_point (mpi_point_t result,
    gcry_mpi_t scalar, mpi_point_t point,
    mpi_ec_t ctx)
{
    ...
    for (j=nbits-1; j >= 0; j--) {
        _gcry_mpi_ec_dup_point (result, result, ctx);
        if (mpi_test_bit (scalar, j))
            _gcry_mpi_ec_add_points(result,result,point,ctx);
    }
    ...
}
```

Remember Flush+Reload


Traditional attack relies on *spatial separation*





Let's try this for the TLB

Let's find the spatial L1 DTLB separation


There isn't any







Monitor single TLB set for temporal information



Evaluation

Reliability

Microarchitecture	Trials	Success	Median BF
Skylake	500	0.998	$2^{1.6}$
Broadwell	500	0.982	$2^{3.0}$
Coffeelake	500	0.998	$2^{2.6}$
Total	1500	0.993	

With cache protection

Microarchitecture	Trials	Success	Median BF
Broadwell (CAT)	50	0.94	2^{12}
Broadwell	500	0.982	$2^{3.0}$

<https://www.vusec.net/projects/tlbleed/>

TLBs are caches too!

Data works as well as code

Temporal attacks work as well as spatial

Reconsider defenses

Sharing
is not caring



VUSec

<https://vusec.net>

Conclusion

Still no terrace...

Conclusion

We suck at bounty programs

Summary

We can launch Rowhammer attacks from

- CPU → Javascript on x86, native on ARM
- GPU (!) → Javascript on *anything*
- Remote devices (!)

We can target PCs, Clouds, Mobile, servers, ...

ECC is not enough

[Use Emacs, not vi]

Summary

Systems full of active components accessing memory
GPU, MMU, co-processors, devices, ... → large attack surface

Also, tremendous amount of shared state
Caches, TLB, BPU state, power, ... → large new attack surface

Rethink Systems Security

Software security defenses



[Aug 4, 12:00] Microsoft: “*Thanks to our mitigation improvements, since releasing Edge one year ago, there have been no zero day exploits targeting Edge*”

Rethink Systems Security

Software security defenses



[Aug 4, 12:00] **Microsoft**: “*Thanks to our mitigation improvements, since releasing Edge one year ago, there have been no zero day exploits targeting Edge*”

[Aug 4, 17:00] **VUSec**: “*Dedup Est Machina: exploit the latest Microsoft Edge with all the defenses up, even in absence of software/configuration bugs*”

Rethink Systems Security

Formally verified systems



Microsoft Research
@MSFTResearch

Follow

Feel better. Hacker-proof code has been confirmed. [quantamagazine.org/20160920-formal...](https://quantamagazine.org/20160920-formal-...) via [@KSHartnett](#)

Formally verified systems



Microsoft Research
@MSFTResearch

 Follow

Feel better. Hacker-proof code has been confirmed. quantamagazine.org/20160920-formal-methods-in-software-development/ via [@KSHartnett](#)

[Aug 10] **VUSec**: “*Flip Feng Shui: Reliable exploitation of bug-free software systems*”

Conclusion

We find vulnerabilities because we are looking

Once found, however basic, a vulnerability quickly expands
to cover “everything”



VUSec
<https://vusec.net>

[Emacs rules!]

The House is Built on Sand



VUSec
<https://vusec.net>