Jaehoon Shim Ikjoon Son Seongyeop Jeong (snucsl.ta@gmail.com)

Systems Software & Architecture Lab.

Seoul National University

Fall 2021

4190.308:


Computer Architecture

Lab. 4




SNURISC-SEQ

SNURISC-SEQ



- A 5-stage pipelined RISC-V Simulator
- It consists of
 - IF: Instruction fetch
 - ID: Instruction decode
 - EX: Execute
 - MM: Memory access
 - WB: Writeback

| IF | ID | EX | MM | WB | | |
|----|----|----|----|----|----|----|
| | IF | ID | EX | MM | WB | |
| | | IF | ID | EX | MM | WB |




- A 6-stage pipelined RISC-V Simulator
- It consists of
 - IF
 - ID
 - EX
 - MI: Starts accessing dmem
 - M2: Completes accessing dmem

MM stage in traditional 5-stage pipeline is divided into two stages

WB

| IF | ID | EX | MI | M2 | WB | | |
|----|----|----|----|----|----|----|----|
| | IF | ID | EX | MI | M2 | WB | |
| | | IF | ID | EX | MI | M2 | WB |



M1

M2

EX

419

WB

Overall simulator architecture

- snurisc6.py: It parses arguments from the user and controls the overall simulation
- program.py: It loads the contents of the input RISC-V executable file to imem
- pipe.py: It controls the actual execution of the simulation
- stage.py: It contains the datapath information for each stage and the control logic
- components.py: It has various hardware components such as RegisterFile, Register, Memory, ALU, Adder, and RAS
- isa.py: It has definition of each instructions and decoding logic for RISC-V instruction set
- consts.py: It defines various constants used throughout the simulator

class Pipe (in pipe.py)

```
def set_stages(cpu, stages):
    Pipe.cpu = cpu
    Pipe.stages = stages

    Pipe.IF = stages[S_IF]
    Pipe.ID = stages[S_ID]
    Pipe.EX = stages[S_EX]
    Pipe.M1 = stages[S_M1]
    Pipe.M2 = stages[S_M2]
    Pipe.WB = stages[S_WB]
```

Each points to the corresponding objects of IF, ID, EX, M1, M2, and WB classes

```
def run(entry point):
             IF.reg_pc = entry_point
             while True:
                 Pipe.WB.compute()
                 Pipe.M2.compute()
Reverse order due to
                 Pipe.M1.compute()
  dependence of
                 Pipe.EX.compute()
 hazard/forwarding
                 Pipe.ID.compute()
    detection
                 Pipe.IF.compute()
                 # Update states
                 Pipe.IF.update()
                 Pipe.ID.update()
                 Pipe.EX.update()
                 Pipe.M1.update()
                 Pipe.M2.update()
                 ok = Pipe.WB.update()
                 if not ok:
```

break

Manipulation of signals using some combinational logic performed inside of the stage


Contents of the pipeline registers are updated

- Naming convention
 - Pipeline registers
 - Implemented as class variables
 - → referenced as [class name].[variable name]
 - Prefix 'reg_' is added


e.g., EX.reg_pc: pipeline register 'reg_pc' between ID and EX stage

- Internal signals within a stage
 - Implemented as instance variables
 - > referenced as self.[variable name] or Pipe.[class name].[variable name]

e.g., self.pc defined in the ID stage can be referenced as Pipe.ID.pc




- Usage conventions
 - When you want to pass the pipeline register to next stage,



- For more detailed information, refer to SNURISC5
 - pyrisc/pipe5/README.md
 - pyrisc/pipe5/GUIDE.md

Skeleton

Currently, it just supports *lw* and *sw* instructions without any hazard detection and control logic



Part I (30 Points)

Implementing a 6-stage pipelined RISC-V processor simulator

- It should accept the same RISC-V executable file accepted by SNURISC5
- It should produce same results with SNURISC5
 - In terms of register values and memory states
- Data forwarding should be fully implemented

Part I (30 Points)

Implementing a 6-stage pipelined RISC-V processor simulator

 When data forwarding can't solve the dependency among instructions, the <u>pipeline should be stalled</u>

- (MI-M2 hazard) When MI stage is occupied by Iw or sw instruction,
 the following Iw or sw instruction should be stalled for one cycle
- You should minimize the number of stalled cycles

Part I – Example (I)

| Load-use hazard | I | 2 | 3 | 4 Pata forwar | 5 ding occurs | 6 at the end | 7 of M2 stag | 8 e | 9 | 10 |
|--|----|------------|----|------------------------|------------------|-----------------|-----------------|--------|----|----|
| lw t0, 0(s0) | IF | ID | EX | MI | M2 | WB | | | | |
| addi t0, t0, 1 | | IF. | ID | ID cted→ Stal IF | ID | EX | MI | M2 | WB | |
| Load-use hazard | | Load-use r | IF | IF | IF | ID | EX | MI | M2 | WB |
| & Data forwarding is required & Data is determined at M2 stage | | | | | | | | | | |
| | | | | | | | | | | |
| | | | | | | | | | | |

Part I – Example (2)

| MI-M2 hazard | I | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 |
|--------------|----|---------------|-------|------------------------|----|----|----|----|----|----|
| lw t0, 0(s0) | IF | ID | EX | MI | M2 | WB | | | | |
| lw t1, 4(s0) | | IF MI M2 b | ID | ID ted→ Stall IF | EX | MI | M2 | WB | | |
| ••• | | 111-112 116 | IF IF | IF | ID | EX | MI | M2 | WB | |
| | | | | | | | | | | |
| | | | | | | | | | | |
| | | | | | | | | | | |
| | | | | | | | | | | |
| | | | | | | | | | | |
| | | | | | | | | | | |
| | | | | | | | | | | |
| | | | | | | | | | | |
| | | | | | | | | | | |

Part 2 (30 Points)

Implementing the BTFNT branch prediction scheme

- Backward branch as Taken, Forward branch as Not Taken
 - Instruction in the branch target is immediately fetched for backward branches
 - Instruction next to the branch instruction is fetched for forward branches

Branch prediction should be performed in the IF stage

Need to extract the offset value from the instruction word to <u>find out</u>
 whether it is a forward branch or backward branch

Part 2 (30 Points)

Implementing the BTFNT branch prediction scheme

Branch outcome is determined in the EX stage

 When the prediction was wrong, you need to <u>cancel the incorrectly</u> fetched instructions and forward the correct value for the next pc

Part 2 (30 Points)

Implementing the BTFNT branch prediction scheme

You can treat the jal instruction as "Always Taken"

jalr instruction should be handled as "Always-not-Taken" scheme

Part 2 – Example (I)

Forward branch → "Not Taken" branch prediction

| Forward, wrong | I | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 |
|--------------------|----|-------|-----------------|--------|--------|--------|--------|--------|----|----|
| beq t0, t0, L1 | IF | ID MI | EX SPREDICTI | MI | M2 | WB | | | | |
| add t1, t2, t3 | | IF "" | IP | BUBBLE | BUBBLE | BUBBLE | BUBBLE | | | |
| addi t1, t1, -1 | | | IF | BUBBLE | BUBBLE | BUBBLE | BUBBLE | BUBBLE | | |
| ••• | | | | | | | | | | |
| L1: sub t5, t6, t3 | | | | IF | ID | EX | MI | M2 | WB | |
| xori t5, t5, 1 | | | | | IF | ID | EX | MI | M2 | WB |
| add t6, t6, t5 | | | | | | IF | ID | EX | MI | M2 |
| | | | | | | | | | | |

Part 2 – Example (2)

→ Backward branch → "Taken" branch prediction

| Backward, correct | I | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | |
|--------------------|----|----------|----|----|----|----|----|----|----|----|--|
| L1: add t1, t2, t3 | | IF | ID | EX | MI | M2 | WB | | | | |
| addi t1, t1, -1 | | <i>f</i> | IF | ID | EX | MI | M2 | WB | | | |
| sub t4, t1, t2 | | | | IF | ID | EX | MI | M2 | WB | | |
| ••• | | | | | | | | | | | |
| beq t0, t0, L1 | IF | ID | EX | MI | M2 | WB | | | | | |
| sub t5, t6, t3 | | | | | | | | | | | |
| xori t5, t5, 1 | | | | | | | | | | | |
| | | | | | | | | | | | |
| | | | | | | | | | | | |
| | | | | | | | | | | | |
| | | | | | | | | | | | |

Part 2 – Example (3)

"Always-Taken" prediction

| jal instruction | I | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 |
|--------------------|----|----|----|----|----|----|----|----|----|----|
| jal ra, L1 | IF | ID | EX | MI | M2 | WB | | | | |
| add t1, t2, t3 | | | | | | | | | | |
| addi t1, t1, -1 | | | | | | | | | | |
| • • • | | | | | | | | | | |
| • • • | | | | | | | | | | |
| L1: sub t5, t6, t3 | | IF | ID | EX | MI | M2 | WB | | | |
| xori t5, t5, 1 | | | IF | ID | EX | MI | M2 | WB | | |
| add t6, t6, t5 | | | | IF | ID | EX | MI | M2 | WB | |
| | | | | | | | | | | |
| | | | | | | | | | | |
| | | | | | | | | | | |
| | | | | | | | | | | |

Part 2 – Example (4)

"Always-not-Taken" prediction

| jalr instruction | I | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 |
|--------------------|----|-------|-----------------|--------|--------|--------|--------|--------|----|----|
| jalr x0, 0(ra) | IF | ID M | EX SPREDICTI | MI | M2 | WB | | | | |
| add t1, t2, t3 | | IF "" | IP | BUBBLE | BUBBLE | BUBBLE | BUBBLE | | | |
| addi t1, t1, -1 | | | IF | BUBBLE | BUBBLE | BUBBLE | BUBBLE | BUBBLE | | |
| (ra contains L1) | | | | | | | | | | |
| L1: sub t5, t6, t3 | | | | IF | ID | EX | MI | M2 | WB | |
| xori t5, t5, 1 | | | | | IF | ID | EX | MI | M2 | WB |
| add t6, t6, t5 | | | | | | IF | ID | EX | MI | M2 |
| | | | | | | | | | | |
| | | | | | | | | | | |
| | | | | | | | | | | |

Implementing return address stack

- It is difficult to obtain the target address of the jalr instruction in the IF stage
- You can solve this problem by using the fact that the jalr instruction is mostly used for implementing returns from function calls
 - Target address for the *jalr* instruction was written into the ra register by previous *jal* or *jalr* instruction that invoked the function call

Implementing return address stack

- We introduce the return address stack (RAS) to our SNURISC6
 - Small, fixed-size memory of 32-bit return addresses maintained with stack discipline
 - A RAS object with 8-entries is already available when the CPU is initialized

 If RAS provides wrong predicted return address, incorrectly fetched instruction should be handled in the same way as the mispredicted branches

Implementing return address stack

- When rd = xI for jal/jalr instruction, current instruction is predicted to make a function call
 - Push the return address (pc + 4) into the RAS

```
Pipe.cpu.ras.push(return_address)
```

- When rd = x0 & rsI = xI & offset = 0 for *jalr* instruction, current instruction is predicted to return from a function call
 - Pop an address from the RAS and use address for the next pc value

```
pc_next, status = Pipe.cpu.ras.pop()
```

Part 3 – Example (I)

| provides the correct address jalr instruction with RAS | ess | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 |
|--|--------------|-----------|----------|------------|----|----|----|----|----|----|
| L0: jal ra, L1 | IF | ID | EX | MI | M2 | WB | | | | |
| add t1, t2, t3 | L0+4 push | ed to RAS | | IF | ID | EX | MI | M2 | WB | |
| addi t1, t1, -1 | | | | <i>†</i> | IF | ID | EX | MI | M2 | WB |
| • • • | | | | | | | | | | |
| • • • | | | | | | | | | | |
| L1: sub a0, a0, a1 | | IF | ΙÞ | EX | MI | M2 | WB | | | |
| jalr x0, 0(ra) | | | IF | ID | EX | MI | M2 | WB | | |
| | | | L0+4 pop | ped from R | AS | | | | | |
| | | | | | | | | | | |
| | | | | | | | | | | |
| | | | | | | | | | | |
| | | | | | | | | | | |


Part 3 – Example (2)

| RAS has address of L0, but ra co | ontains add | ress of LI | _ | | | | | | | |
|----------------------------------|-------------|------------|--------------|----------|--------|--------|--------|--------|----|----|
| <i>jalr</i> instruction with RAS | I | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 |
| jalr x0, 0(ra) | IF | ID | EX | MI | M2 | WB | | | | |
| add t1, t2, t3 | | | SPREDICT | | | | | | | |
| L0 popp | ed from RA | S Got th | e actual ado | iress LI | | | | | | |
| L0: sub a0, a0, a1 | | IF | ID | BUBBLE | BUBBLE | BUBBLE | BUBBLE | | | |
| addi t1, t1, -2 | | | IF | BUBBLE | BUBBLE | BUBBLE | BUBBLE | BUBBLE | | |
| • • • | | | | | | | | | | |
| L1: sub t5, t6, t3 | | | | IF | ID | EX | MI | M2 | WB | |
| xori t5, t5, 1 | | | | | IF | ID | EX | MI | M2 | WB |
| add t6, t6, t5 | | | | | | IF | ID | EX | MI | M2 |
| | | | | | | | | | | |
| | | | | | | | | | | |
| | | | | | | | | | | |

Design document (5 points each)

- I. What does the overall pipeline architecture look like?
- 2. (About Part I) When do structural/data hazards occur and how do you deal with them?
- 3. (About Part 2) When do control hazards occur and how do you deal with them with the **BTFNT** branch prediction scheme?
- 4. (About Part 3) How do you use RAS?

- I. What does the overall pipeline architecture look like?
- Complete the diagram in snurisc6-design.pdf according to your pipeline design
- A hand-drawn diagram is OK
- Take a picture of your diagram and attach it in your design document



- 2. When do structural/data hazards occur and how do you deal with them?
 - Specify all the possible conditions when structural/data hazards can occur
 - Show the required control logic to deal with structural/data hazards

- 3. When do control hazards occur and how do you deal with them with the **BTFNT** branch prediction scheme?
 - Specify all the possible cases when control hazards can occur
 - Show the required control logic to deal with control hazards

- 4. How do you use RAS?
 - Show the required control logic to use the RAS

 Your task is to modify the stages.py file and make it work correctly for any combination of instructions

- You can test your simulator with RISC-V executable files in pyrisc/asm/
 - Highly recommended to write your own test programs to see how your simulator works in a particular situation

```
$ ./snurisc6.py -1 4 [path_to_pyrisc]/pyrisc/asm/sum100
```

Can see various logs depending on the log level

You should not change any files other than stages.py

Your stages.py file should <u>not contain any print() function even in comment lines</u>

Your simulator should minimize the number of stalled cycles

- Your code should finish within a reasonable number of cycles
 - If your simulator runs beyond the predefined threshold, you will get TIMEOUT error

■ The number of submissions to the server will be limited to 50 times

Submission

- Due: I1:59PM, December 18 (Saturday)
 - 25% of the credit will be deducted for every single day delay
 - This is the final project, so feel free to use all your remaining slip days
- Submit the stages.py file to the submission server
- Also, submit the design document(in PDF file only) to the submission server

Thank You

 Don't forget to read the detailed description before you start your assignment

 If you have any questions about the assignment, feel free to ask via KakaoTalk

■ This file will be uploaded after the lab session ©