



SSM INSTITUTE OF ENGINEERING AND TECHNOLOGY
Dindigul – Palani Highway, Dindigul – 624 002.

Email:ssmietdgl@gmail.com , Website: www.ssmiet.ac.in

DEPARTMENT OF ELECTRONICS & COMMUNICATION ENGINEERING

CIRCULAR

23.12.2019

The Department of ECE has planned to conduct the value-added course for II & III ECE is scheduled to be conducted on 04.01.2020 onwards. The main objective of this course is establishing basic hardware and programming knowledge about the advanced technology in electronics and communication. Henceforth, students of second and third year ECE students are requested to attend this course and get benefitted. There is no registration fee.

A handwritten signature consisting of stylized numbers and letters, appearing to read 'Coordinator / VAC'.

Coordinator / VAC

Dr.K.Vinoth Kumar

A handwritten signature of 'S. Karthigai Lakshmi'.

HoD/ECE

Dr.S.Karthigai Lakshmi

A handwritten signature of 'Dr.D.Senthil Kumaran'.

Principal

Dr.D.Senthil Kumaran



SSM INSTITUTE OF ENGINEERING & TECHNOLOGY
Department of Electronics and Communication Engineering
Value Added Course Time Table (W.E.F 04.01.2020)

Academic Year 2019-2020 (Even)

Semester/Sec: IV/A

	1	2	3	4
Week/Hour	09.00 to 09.50	09.50 to 10.40	10.40 to 10.55	10.55 to 11.45
Week-1	V.J	A.G		LAB (V.J / A.G)
Week-2	K.S.A	V.P.J		LAB(K.S.A / V.P.J)
Week-3	T.L	S.J		LAB(T.L/ S.J)
Week-4	V.J	A.G		LAB (V.J / A.G)
Week-5	K.S.A	V.P.J		LAB(K.S.A / V.P.J)
Week-6	T.L	S.J		LAB(T.L/ S.J)
Week-7	V.J	A.G		LAB (V.J / A.G)
Week-8	K.S.A	V.P.J		LAB(K.S.A / V.P.J)
Week-9	T.L	S.J		LAB(T.L/ S.J)

TEA BREAK

20

Details of Course and Faculty

MODULE	MODULE NAME	FACULTY NAME	NO.OF. HOURS
1	C Programming	Mrs. A.Geetha (A.G) Mr.J.Vetrimanikumar (J.V)	4 4
	Basics of Arduino	Mr.K.S.Arun Kumar (K.S.A)	4
2	Basics of Arduino	Mr. V.P.Gokulan (V.P.J) Mr.V.Jeevanantham (V.J)	4 4
	Basics of Embedded system	Mr.S.Jayakumar (S.J)	4
3	Basics of Embedded system	Ms.T.Leela Priyadharsini (T.L)	4



Coordinator



S.V.
HoD/ECE


Principal



SSN INSTITUTE OF ENGINEERING & TECHNOLOGY
Department of Electronics and Communication Engineering

Value Added Course Time Table


Academic Year 2019-2020 (Even)

Semester/Sec: IV/B

	1	2	3	4
Week/Hour	09.00 to 09.50	09.50 to 10.40	10.40 to 10.55	10.55 to 11.45
Week-1	T.L	S.J		
			LAB(T.L/ S.J)	
Week-2	V.J	A.G		
			LAB (V.J / A.G)	
Week-3	K.S.A	V.P.J		
			LAB(K.S.A / V.P.J)	
Week-4	T.L	S.J		
			LAB(T.L/ S.J)	
Week-5	V.J	A.G		
			LAB (V.J / A.G)	
Week-6	K.S.A	V.P.J		
			LAB(K.S.A / V.P.J)	
Week-7	T.L	S.J		
			LAB(T.L/ S.J)	
Week-8	V.J	A.G		
			LAB (V.J / A.G)	
Week-9	K.S.A	V.P.J		
			LAB(K.S.A / V.P.J)	

Details of Course and Faculty

MODULE	MODULE NAME	FACULTY NAME	NO.OF. HOURS
1	C Programming	Mrs. A.Geetha (A.G) Mr.J.Vetrimanikumar (J.V)	4 4
2	Basics of Arduino	Mr.K.S.Arun Kumar (K.S.A) Mr. V.P.Gokulan (V.P.J) Mr.V.Jeevanantham (V.J)	4 4 4
3	Basics of Embedded system	Mr.S.Jayakumar (S.J) Ms.T.Leela Priyadharsini (T.L)	4 4



Coordinator


HOD/ECE


Principal



SSM INSTITUTE OF ENGINEERING & TECHNOLOGY
Department of Electronics and Communication Engineering

Value Added Course Time Table


Academic Year 2019-2020 (Even) Semester/Sec: IV/C

	1	2	3	4
Week/Hour	09.00 to 09.50	09.50 to 10.40	10.40 to 10.55	10.55 to 11.45
Week-1	K.S.A	V.P.J		LAB(K.S.A / V.P.J)
Week-2	T.L	S.J		LAB(T.L/ S.J)
Week-3	V.J	A.G		LAB (V.J / A.G)
Week-4	K.S.A	V.P.J		LAB(K.S.A / V.P.J)
Week-5	T.L	S.J		LAB(T.L/ S.J)
Week-6	V.J	A.G		LAB (V.J / A.G)
Week-7	K.S.A	V.P.J		LAB(K.S.A / V.P.J)
Week-8	T.L	S.J		LAB(T.L/ S.J)
Week-9	V.J	A.G		LAB (V.J / A.G)

Details of Subjects and Faculty

MODULE	MODULE NAME	FACULTY NAME	No.of Hours/ Week
1	Image Processing using MATLAB	Dr.C.Sujatha (C.S) Mrs.G.Saranya (G.S)	4
2	VLSI Design Tools	Mr.S.R.Ashokkumar (S.R.A) Mrs.M.Jeyalakshmi (M.J)	4
3	Design Of Logic circuits using CADENCE	Mr.V.P.Jay Fantic (V.P.J) Mrs.A.Parameshwari (A.P)	4

~~Coordinator~~
Coordinator



Coordinator



HOD/ECE


Principal



SSM INSTITUTE OF ENGINEERING & TECHNOLOGY
Department of Electronics and Communication Engineering

Value Added Course Time Table

Academic Year 2019-2020 (Even)


Semester/Sec: VI/B

	5	6	-	7	8
Week/Hour	01.20 to 02.05	02.05 to 02.50	02.50 to 03.05	03.05 to 03.50	03.50 to 04.35
Week-1	V.P.J	A.P		LAB(V.P.J / A.P)	
Week-2	M.J	S.R.A		LAB / (M.J / S.R.A)	
Week-3	G.S	C.S		LAB(C.S / G.S)	
Week-4	V.P.J	A.P		LAB(V.P.J / A.P)	
Week-5	M.J	S.R.A		LAB / (M.J / S.R.A)	
Week-6	G.S	C.S		LAB(C.S / G.S)	
Week-7	V.P.J	A.P		LAB(V.P.J / A.P)	
Week-8	M.J	S.R.A		LAB / (M.J / S.R.A)	
Week-9	G.S	C.S		LAB(C.S / G.S)	

26

Details of Course and Faculty

MODULE	MODULE NAME	FACULTY NAME	No.of. Hours/ Week
1	Image Processing using MATLAB	Dr.C.Sujatha (C.S)	4
2	VLSI Design Tools	Mrs. G.Saranya (G.S) Mr.S.R.Ashokkumar (S.R.A)	4
3	Design Of Logic circuits using CADENCE	Mrs.M.Jeyalakshmi (M.J) Mr.V.P.Jay Fantic (V.P.J) Mrs.A.Parameshwari (A.P)	4



Coordinator



S.N.
HOD/ECE



Principal

SSM INSTITUTE OF ENGINEERING & TECHNOLOGY
Department of Electronics and Communication Engineering

Value Added Course Time Table


Academic Year 2019-2020 (Even)

Semester/Sec: VI/C

		5	6	-	7	8
Week/Hour	01.20 to 02.05	02.05 to 02.50	02.50 to 03.05	03.05 to 03.50	03.50 to 04.35	03.50 to 04.35
Week-1	LAB(C.S / G.S)			G.S	C.S	
Week-2	LAB(V.P.J / A.P)		V.P.J	A.P		
Week-3	LAB / (M.J / S.R.A)		M.J	S.R.A		
Week-4	LAB(C.S / G.S)		G.S	C.S		
Week-5	LAB(V.P.J / A.P)		V.P.J	A.P		
Week-6	LAB / (M.J / S.R.A)		M.J	S.R.A		
Week-7	LAB(C.S / G.S)		G.S	C.S		
Week-8	LAB(V.P.J / A.P)		V.P.J	A.P		
Week-9	LAB / (M.J / S.R.A)		M.J	S.R.A		

Details of Course and Faculty

MODULE	MODULE NAME	FACULTY NAME	No.of. Hours/ Week
1	Image Processing using MATLAB	Dr.C.Sujatha (C.S)	4
2	VLSI Design Tools	Mrs. G.Saranya (G.S)	4
3	Design Of Logic circuits using CADENCE	Mr.S.R.Ashokkumar (S.R.A) Mrs.M.Jeyalakshmi (M.J) Mr.V.P.Jay Fantin (V.P.J) Mrs.A.Parameshwari (A.P)	4 4 4 4



Coordinator



HOD/ECE



Principal



SSM INSTITUTE OF ENGINEERING AND TECHNOLOGY

(Approved by AICTE, New Delhi / Affiliated to Anna University / Accredited NAAC)
Dindigul – Palani Highway, Dindigul-624 002

Value added Course on "Quantum dot Cellular Automata in Nanotechnology"

INDEX

S.No	Content	Page No
1	Circular	1
2	Syllabus	2
3	List of students	3
4	Report	5
5	Assessment Question paper	8
6	Sample Assessment	9
7	Assessment mark statement	10
8	Feedback	11
9	Certificate Sample	14

S. Karthik
HOD/ECE

Principal

Dr. S. KARTHIGAI LAKSHMI
Professor & Head
Department of ECE
SSM Institute of Engg & Tech
Dindigul - 624 002

D. D. SENTHIL KUMARAN, M.E., Ph.D., IITB

Principal
SSM Institute of Engineering and Technology
Kurathupatti Village, Near Kudalai
Palani Road, Dindigul-624 002.

SSM INSTITUTE OF ENGINEERING AND TECHNOLOGY,DINDIGUL

DEPARTMENT OF ECE

CIRCULAR

Date: 07.09.19

This is kindly to inform that a Value added course on "Quantum dot Cellular Automata in Nanotechnology" for Final Year students has been arranged for their project work.

Schedule:


Class 1	29.06.2019
Class 2	06.07.2019
Class 3	31.08.2019
Class 4	07.08.2019
Class 5	21.08.2019

Faculty Incharge


1.Dr.S.Karthigai Lakshmi, Prof/ECE

2. M.Jeyalakshmi,AP/ECE




HOD (ECE)

Dr.S. KARTHIGAI LAKSHMI
Professor & Head
Department of ECE
SSM Institute of Engg & Tech
Tirupur - 624 002


Principal

D.D.GENTIL ROMA, M.Tech, Ph.D
Principal
SSM Institute of Engineering and Technology
Kuthirupatti Village, Sankarapundu P.O,
Palani Road, Dindigul 624 002



SSM INSTITUTE OF ENGINEERING AND TECHNOLOGY
(Approved by AICTE, New Delhi / Affiliated to Anna University / Accredited by NAAC)
Dindigul – Palani Highway, Dindigul-624 002

Value added Course on “QCA in Nanotechnology”

Date :29.06.2019 to 21.08.2019

Syllabus content

1. Introduction to Nanotechnology
2. Introduction to Quantum dot Cellular Automata
3. QCA Cells
4. QCA Logic gates
5. QCA Crossovers
6. QCA clock zones
7. Introduction to QCA software Version 2.0.3
8. Design of digital logic circuits using QCA software



SSM INSTITUTE OF ENGINEERING AND TECHNOLOGY

(Approved by AICTE, New Delhi / Affiliated to Anna University / Accredited by NAAC)
Dindigul – Palani Highway, Dindigul-624 002

Value added Course on "QCA in Nanotechnology"

Date : 29.06.2019 to 21.08.2019

Attendance sheet

S.No.	Reg. No.	Name of the Student	Sign
1	922116106037	Loganathan.K.B	<i>Loganathan</i>
2	922116106041	Meenatchi Sundaram.P	<i>Meenatchi P</i>
3	922116106042	Muniyappan.C	<i>Muniyappan C</i>
4	922116106067	Selvakumar G	<i>Selvakumar</i>
5	922116106068	Selvameenakshi V	<i>Selvameenakshi</i>
6	922116106069	Shankar S	<i>Shankar</i>
7	922116106074	Shobanapandi S	<i>Shobanapandi</i>
8	922116106075	Shobiga N	<i>Shobiga</i>
9	922116106080	Sipriya R	<i>Sipriya R</i>
10	922116106081	Siyamala K T G	<i>Siyamala</i>

Faculty Incharge

*Mr.R
22/8/2019*

S. Rathore

HOD/ECE



SSM INSTITUTE OF ENGINEERING AND TECHNOLOGY

Dindigul - Palani Highway, Dindigul - 624 002.
Email:ssmietdgl@gmail.com Website:www.ssmiet.ac.in

Department of Electronics and Communication Engineering

Students Namelist

S.No	Register number	Name of the Student
1	922116106067	Selvakumar. G
2	922116106068	Selvameenakshi. V
3	922116106069	Shankar. S
4	922116106074	Shobanapandi. S
5	922116106075	Shobiga. N
6	922116106080	Sipriya. R
7	922116106081	Siyamala. K.T.G
8	922116106041	Meenatchi Sundaram. P
9	922116106042	Muniyappan. C
10	922116106037	Loganathan. K. B

1.Dr.S.Karthigai Lakshmi

2.M.Jeyalakshmi

Faculty Incharges

HOD/ECE

Dr.S. KARTHIGAI LAKSHMI
Professor & Head
Department of ECE
SSM Institute of Engg. & Tech
Dindigul - 624 002

Quantum-dot cells

Origin

Cellular automata are commonly implemented as software programs. However, in 1993, Lent et al. proposed a physical implementation of an automaton using quantum-dot cells. The automaton quickly gained popularity and it was first fabricated in 1997. Lent combined the discrete nature of both cellular automata and quantum mechanics, to create nano-scale devices capable of performing computation at very high switching speeds (order of Terahertz) and consuming extremely small amounts of electrical power.

Modern cells

Today, standard solid state QCA cell design considers the distance between quantum dots to be about 20 nm, and a distance between cells of about 60 nm. Just like any CA, Quantum (-dot) Cellular Automata are based on the simple interaction rules between cells placed on a grid. A QCA cell is constructed from four quantum dots arranged in a square pattern. These quantum dots are sites electrons can occupy by tunneling to them.

Cell design




Fig:1 A simplified diagram of a four-dot QCA cell.




Figure 2 - The two possible states of a four-dot QCA cell.

Figure shows a simplified diagram of a quantum-dot cell.^[1] If the cell is charged with two electrons, each free to tunnel to any site in the cell, these electrons will try to occupy the furthest possible site with respect to each other due to mutual electrostatic repulsion. Therefore, two distinguishable cell states exist. Figure 3 shows the two possible minimum energy states of a quantum-dot cell. The state of a cell is called its polarization, denoted as P . Although arbitrarily chosen, using cell polarization $P = -1$ to represent logic "0" and $P = +1$ to represent logic "1" has become standard practice.

QCA wire

Logic gates

Majority gate

Majority gate and inverter (NOT) gate are considered as the two most fundamental building blocks of QCA. Figure 5 shows a majority gate with three inputs and one output. In this structure, the electrical field effect of each input on the output is identical and additive, with the result that whichever input state ("binary 0" or "binary 1") is in the majority becomes the state of the output cell — hence the name. For example, if inputs A and B exist in a "binary 0" state and input C exists in a "binary 1" state, the output will exist in a "binary 0" state since the combined electrical field effect of inputs A and B together is greater than that of input C alone.




Figure 5 - QCA Majority Gate

Other gates

Other types of gates, namely AND gates and OR gates, can be constructed using a majority gate with fixed polarization on one of its inputs. A NOT gate, on the other hand, is fundamentally different from the majority gate, as shown in Figure 6. The key to this design is that the input is split and both resulting inputs impinge obliquely on the output. In contrast with an orthogonal placement, the electric field effect of this input structure forces a reversal of polarization in the output.





Figure 6 - Standard Implementation of a NOT gate. Note that the labeling of the input and output values follows a convention exactly opposite to that of the rest of this article.



A wire of quantum-dot cells. Note that the relative distances between cells and dots in a cell are not to scale (cells are much farther apart than dots within a cell).

Grid arrangements of quantum-dot cells behave in ways that allow for computation. The simplest practical cell arrangement is given by placing quantum-dot cells in series, to the side of each other. Figure 4 shows such an arrangement of four quantum-dot cells. The bounding boxes in the figure do not represent physical implementation, but are shown as means to identify individual cells.

If the polarization of any of the cells in the arrangement shown in figure 4 were to be changed (by a "driver cell"), the rest of the cells would immediately synchronize to the new polarization due to Coulombic interactions between them. In this way, a "wire" of quantum-dot cells can be made that transmits polarization state. Configurations of such wires can form a complete set of logic gates for computation.

There are two types of wires possible in QCA: A simple binary wire as shown in Figure 4 and an inverter chain, which is constituted by placing 45-degree inverted QCA cells side by side.



SSM INSTITUTE OF ENGINEERING AND TECHNOLOGY

(Approved by AICTE, New Delhi / Affiliated to Anna University / Accredited by NAAC)

Dindigul – Palani Highway, Dindigul-624 002

Value added Course on“QCA in Nanotechnology”

Date :29.06.2019 to 21.08.2019

ASSESSMENT QUESTIONS

- 1. QCA stands for** (3 marks)
a)Qualitative Circuit Analysis
b)Quantum dot cellular Automata

- 2. Tick the types of crossovers present in QCA?** (3 marks)
a) Cell crossover
b) Coplanar crossover
c) Multilayer crossover

- 3. How many clock zones present in QCA?** (3 marks)
a)2
b)3
c)4

- 4. Does QCA meant to design circuits qualitatively?** (3 marks)
a)Yes
b)No

- 5. QCA circuits are designed in** (3 marks)
a)Microamps
b)Nanoamps



SSM INSTITUTE OF ENGINEERING AND TECHNOLOGY

(Approved by AICTE, New Delhi / Affiliated to Anna University / Accredited by NAAC)
Dindigul – Palani Highway, Dindigul-624 002

Name: Loganathan.k.B Value added Course on "QCA in Nanotechnology"

Reg : 922116106037 Date : 29.06.2019 to 21.08.2019

ASSESSMENT QUESTIONS

1. QCA stands for (3 marks)

- a) Qualitative Circuit Analysis
- b) Quantum dot cellular Automata

2. Tick the types of crossovers present in QCA? (3 marks)

- a) Cell crossover
- b) Coplanar crossover
- c) Multilayer crossover

3. How many clock zones present in QCA? (3 marks)


- a) 2
- b) 3
- c) 4

4. Does QCA meant to design circuits qualitatively? (3 marks)

- a) Yes
- b) No

5. QCA circuits are designed in (3 marks)

- a) Microamps
- b) Nanoamps





SSM INSTITUTE OF ENGINEERING AND TECHNOLOGY

(Approved by AICTE, New Delhi / Affiliated to Anna University / Accredited by NAAC)
Dindigul – Palani Highway, Dindigul-624 002

Value added Course on “QCA in Nanotechnology”

Date :29.06.2019 to 21.08.2019

Assessment Marksheets

S.No.	Reg. No.	Name of the Student	Assessment Marks
1	922116106037	Loganathan.K.B	15
2	922116106041	Meenatchi Sundaram.P	15
3	922116106042	Muniyappan.C	9
4	922116106067	Selvakumar G	15
5	922116106068	Selvameenakshi V	15
6	922116106069	Shankar S	15
7	922116106074	Shobanapandi S	15
8	922116106075	Shobiga N	12
9	922116106080	Sipriya R	15
10	922116106081	Siyamala K T G	15

11

Signature of the Participant



SSM INSTITUTE OF ENGINEERING AND TECHNOLOGY
DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING

VAC on "QCAin Nanotechnology"

29/06/2019 To 21/08/2019

FEEDBACK FORMName of the Participant: *Muniyappan . C*Year/Sem : *IV - 7 sem*

S.No	Question	Excellent	Good	Satisfactory
1	Did the VAC enlighten your mind		✓	
2	Whether your expectation gets satisfied		✓	
3	Whether the session was interactive		✓	
4	Knowledge gained from this VAC is	✓		
5	Was the VAC well organized	✓		

Comments on session:

Nj II

C. Muniyappan
 Signature of the Participant



SSM INSTITUTE OF ENGINEERING AND TECHNOLOGY
DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING

VAC on "QCAin Nanotechnology"

29/06/2019 To 21/08/2019

FEEDBACK FORMName of the Participant: *Loganathan . k . B*Year/Sem : *IV - 7 sem*

S.No	Question	Excellent	Good	Satisfactory
1	Did the VAC enlighten your mind			
2	Whether your expectation gets satisfied			
3	Whether the session was interactive			
4	Knowledge gained from this VAC is			
5	Was the VAC well organized			

Comments on session:

Loganathan . k . B
 Signature of the Participant



SSM INSTITUTE OF ENGINEERING AND TECHNOLOGY

DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING

VAC on "QCAin Nanotechnology"

29/06/2019 To 21/08/2019

FEEDBACK FORM

Name of the Participant: *Sipriya - R*

Year/Sem : *IV - 7 SEM*

S.No	Question	Excellent	Good	Satisfactory
1	Did the VAC enlighten your mind		✓	
2	Whether your expectation gets satisfied	✓		
3	Whether the session was interactive		✓	
4	Knowledge gained from this VAC is	✓		
5	Was the VAC well organized	✓		

Comments on session:

Good

10

Signature of the Participant



SSM INSTITUTE OF ENGINEERING AND TECHNOLOGY

DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING

VAC on "QCAin Nanotechnology"

29/06/2019 To 21/08/2019

FEEDBACK FORM

Name of the Participant: *Shobiga - N*

Year/Sem : *IV - 7 SEM*

S.No	Question	Excellent	Good	Satisfactory
1	Did the VAC enlighten your mind		✓	
2	Whether your expectation gets satisfied	✓		
3	Whether the session was interactive		✓	
4	Knowledge gained from this VAC is	✓		
5	Was the VAC well organized		✓	

Comments on session:

- Null -

11



SSM INSTITUTE OF ENGINEERING AND TECHNOLOGY
DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING
VAC on "QCAin Nanotechnology"

(13)

29/06/2019 To 21/08/2019

FEEDBACK FORM

Name of the Participant: Meenatchi sundaram . P
 Year/Sem : IV - 7 sem

S.No	Question	Excellent	Good	Satisfactory
1	Did the VAC enlighten your mind		✓	
2	Whether your expectation gets satisfied	✓		
3	Whether the session was interactive		✓	
4	Knowledge gained from this VAC is	✓		
5	Was the VAC well organized		✓	

Comments on session:

Informative

Signature of the Participant



SSM INSTITUTE OF ENGINEERING AND TECHNOLOGY
DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING
VAC on "QCAin Nanotechnology"

29/06/2019 To 21/08/2019

FEEDBACK FORM

Name of the Participant: Siyamala . K.T.G
 Year/Sem : IV - 7 sem

S.No	Question	Excellent	Good	Satisfactory
1	Did the VAC enlighten your mind		✓	
2	Whether your expectation gets satisfied			✓
3	Whether the session was interactive		✓	
4	Knowledge gained from this VAC is	✓		
5	Was the VAC well organized		✓	

Comments on session:

Nill

 Signature of the Participant



CERTIFICATE OF APPRECIATION

QCA
2019

THIS CERTIFICATE IS PROUDLY PRESENTED TO

Shankar S

*who has successfully completed the value added course in QCA in Nanotechnology
from 29.06.2019 to 21.08.2019*



SIGNATURE



CERTIFICATE OF APPRECIATION

THIS CERTIFICATE IS PROUDLY PRESENTED TO

Sipriya. R

Who has successfully completed the value added course in QCA in Nanotechnology from
29.06.2019 to 21.08.2019



SIGNATURE



CERTIFICATE OF APPRECIATION

THIS CERTIFICATE IS PROUDLY PRESENTED TO

Shobiga. 

*Who has sucessfully completed the valu added course in QCA in Nanotechnolofy from
29.06.2019 to 21.08.2019*



SIGNATURE