




# Analog Electronics Session No XXXI

Lakshya GATE 2023: Course on Analog Electronics for ECE EE IN




**SUCCESS  
DOESN'T  
COME TO YOU,  
YOU GO TO IT.**

MARVA COLLINS



# Topic CMOS inverter :-

The combination of PMOS and NMOS :-  $|V_{th}| = 1$



If  $V_i = -5V$ ,

$$V_{GS} < 1$$

$$V_i - (-5) < 1$$

$$\boxed{V_i < -4}$$

1)  $V_{SG} = 10V$ .

2)  $V_{GS} = 0$ .

So  $M_2$  is off  
and  $M_1$  is ohmic  
So we will get  $V_o = 5$ ,


Now when  $V_i$  is inc above -4 then  $M_2$  will turn on and will enter sat mode

as  $V_i$  inc  $V_{SG}$  of  $M_1$  dec and thus resistance of  $M_1$  in ohmic mode  $\left[ R = \frac{1}{\mu_p C_{ox} \frac{W}{L} [V_{SG} - |V_{th}|]} \right]$

thus as  $V_{SG}$  dec  $R$  of  $M_1$  inc and thus  $V_o$  dec.




When  $V_i = 0$  then



$$I_D = \frac{1}{2} \mu_p C_{ox} \frac{W}{L} [V_{SG} - V_{th}]^2$$

let  $\mu_p = \mu_n$

$$I_D = \frac{1}{2} \mu_n C_{ox} \frac{W}{L} (V_{GS} - V_{th})^2$$




$$V_{th} = 1, -1$$

$$I_{D1} = I_{D2} \quad \underline{\underline{K_{CL}}}$$

$$\frac{1}{2} \cancel{\mu_n C_{ox}} \frac{W}{L} [V_{GS} - \cancel{V_{th}}]^2$$

$$= \frac{1}{2} \cancel{\mu_n C_{ox}} \frac{W}{L} [V_{SG} - \cancel{V_{th}}]^2$$

$$V_{GS} = V_{SG}$$



$-5$   $V_i$   $5$   
 PMOS Ohmic  $\rightarrow$  Sat  $\rightarrow$  OFF  $V_{GS} > -1$   
 NMOS off  $\rightarrow$  Sat  $\rightarrow$  Ohmic  $V_i - 5 > -1$   
 $V_i > 4$


for  $V_i \Rightarrow 4 \text{ to } 5$

$M_1$  OFF

$M_2$   $V_{GS} = 9 \text{ to } 10$


$\rightarrow$  Ohmic







# • Explanation



$m_2$  OFF  $V_i^o < -4$ .

$m_1$  Ohmic as high value of  $V_{SG}$

$$V_o = 5.$$


$m_1$  off  $V_i^o > 4$

$m_2$  ohmic  $V_o = -5$

$m_1, m_2$  both sat,  $I_{D1} = I_{D2}$

$$\frac{1}{2} \mu_n C_{ox} \frac{W}{L} (V_{GS} - V_{th})^2 = \frac{1}{2} \mu_p C_{ox} \frac{W}{L} (V_{SG} - |V_{th}|)^2, \underline{V_{GS} = V_{SG}}$$


Both Sat When  $V_p = 0$ .






Initially  $V_{G1} = 0$

$M_2$  is off



$M_2$  is turned on  
 $M_2 \rightarrow$  go in sat.

the gate voltage of the  $p$ -MOSFET is kept constant at 3 V. Assume that, for both transistors, the magnitude of the threshold voltage is 1 V and the product of the transconductance parameter and the  $(W/L)$  ratio, i.e. the quantity  $\mu C_{ox}(W/L)$ , is  $1 \text{ mA} \cdot \text{V}^{-2}$ .



- 4.16 For small increase in  $V_G$  beyond 1 V, which of the following gives the correct description of the region of operation of each MOSFET?
- (a) Both the MOSFETs are in saturation region
  - (b) Both the MOSFETs are in triode region
  - (c)  $n$ -MOSFET is in triode and  $p$ -MOSFET is in saturation region
  - (d)  $n$ -MOSFET is in saturation and  $p$ -MOSFET is in triode region

[2009 : 2 Marks]

PMOS Sat  
 $V_{GD} > V_{th}$   
 $V_{GD} > -1$   
 $3 - 5 > -1$  No



So  $M_2$  is in sat for sure,

Now for both in sat


$$\text{So } I_{D1} = I_{D2}$$

$$\text{So } V_{GS1} = V_{GS2} = 2$$

$$\text{So } V_A = -0.5$$

Sat - Sat  
not  
satisfied.

Assuming that transistors  $M_1$  and  $M_2$  are identical and have a threshold voltage of 1 V, the state of transistors  $M_1$  and  $M_2$  are respectively



Sat.  
Sat  $V_{GD} < V_{th}$

$$2.5 - 3 < 1 \text{ Yes}^{\checkmark}$$

$$V_A = -0.5$$

for sat  $V_{GD} < V_{th}$

$$2 - V_D < 1$$


$$(V_D > 1)^{\checkmark}$$

- (a) Saturation, Saturation
- (b) Linear, Linear
- (c) **Linear, Saturation**
- (d) Saturation, Linear

[2017 : 2 Marks, Set-2]



In the circuit shown below, the  $(W/L)$  value for  $M_2$  is twice that for  $M_1$ . The two nMOS transistors are otherwise identical. The threshold voltage  $V_T$  for both transistors is 1.0 V. Note that  $V_{GS}$  for  $M_2$  must be > 1.0 V.



So Solution method is easy:-

$$\underline{\underline{I_{D2}}} = \underline{\underline{I_{D1}}}$$

Sat                  ohmic

Current through the nMOS transistors can be modeled as

$$I_{DS} = \mu C_{ox} \left( \frac{W}{L} \right) \left( (V_{GS} - V_T) V_{DS} - \frac{1}{2} V_{DS}^2 \right)$$

for  $V_{DS} \leq V_{GS} - V_T$

$$I_{DS} = \mu C_{ox} \left( \frac{W}{L} \right) (V_{GS} - V_T)^2 / 2 \text{ for } V_{DS} \geq V_{GS} - V_T$$

The voltage (in volts, accurate to two decimal places) at  $V_x$  is \_\_\_\_\_.

$$\cancel{2} \cancel{\frac{1}{2} \mu_n C_{ox}} \left( \frac{\omega}{L} \right)_2 (V_{GS} - 1)^2 = \cancel{\mu_n C_{ox}} \left( \frac{\omega}{L} \right)_1 \left[ (V_{GS} - 1) (V_{DS}) - \frac{V_{DS}^2}{2} \right]$$

$$\cancel{\frac{1}{2} \left( \frac{\omega}{L} \right)_2} [2 - \sqrt{x} - 1]^2 = \cancel{\left( \frac{\omega}{L} \right)_1} \left[ (2-1) \sqrt{x} - \frac{\sqrt{x}^2}{2} \right]$$

$$\left( \frac{\omega}{L} \right)_2 = 2 \left( \frac{\omega}{L} \right)_1$$

$$(1 - \sqrt{x})^2 = \left( \sqrt{x} - \frac{\sqrt{x}^2}{2} \right)$$


$$1 + \sqrt{x} - 2\sqrt{x} = \sqrt{x} - \frac{\sqrt{x}^2}{2} ;$$

$$1.5\sqrt{x}^2 - 3\sqrt{x} + 1 = 0$$

$$\sqrt{x} = 0.42, 1.57$$



$$\approx \boxed{V_x = 0.42}$$



$$V_{GD} < V_{th} \quad \times$$

$$2 - 0.42 < V_{th} \quad \times$$


$$1.58 < 1 \quad \times \text{ No}$$

Sat  $\times$

ohmic mode

For the MOSFET shown in the figure, the threshold voltage  $|V_t| = 2\text{ V}$  and

$K = \frac{1}{2} \mu C \left( \frac{W}{L} \right) = 0.1 \text{ mA/V}^2$ . The value of  $I_D$  (in mA) is \_\_\_\_\_.



[2014 : 2 Marks, Set-2]

~~Sat~~ / ~~Sat~~

$$I_{np} = I_{nr}$$

$$\frac{1}{2} \mu C_{ox} \frac{W}{L} (6-2)^2 = \frac{1}{2} \mu C_{ox} \frac{W}{L} (5-2)^2$$

So Sat - Sat~~x~~  
but  $V_{SG1} = 6$   
 $V_{GS} = 5$   
device with large input is in ohmic mode



$$\text{So } I_{npoh} = I_{bn sat}$$

$$\cancel{\mu_{ox}} \frac{\omega}{L} \left[ (V_{SG} - |V_{th}|) V_{SD} - \frac{V_{SD}^2}{2} \right] = \frac{1}{2} \cancel{\mu_{ox}} \frac{\omega}{L} (5-2)^2$$

$$2 \left[ (6-2)(12-V_0) - \frac{(12-V_0)^2}{2} \right] = 9$$

$$12 - V_0 = \alpha$$

$$2 \left[ 4\alpha - \frac{\alpha^2}{2} \right] = 9$$

$$8\alpha - \alpha^2 = 9$$

$$\alpha^2 - 8\alpha + 9 = 0, \quad \alpha = 6.64, 1.35$$

$$12 - V_0 = \alpha = 6.649, 1.35$$

$$V_0 = 5.36$$

Nmos in sat

$$V_{GD} < V_{th}$$

$$0 - 5.36 < 2$$

Yes

pmos in ohmic

$$V_{GD} < V_{th}$$

$$6 - 5.36 < -2 \text{ No}$$

$$V_0 = 10.65$$

Nmos in sat

$$V_{GD} < V_{th}$$

$$0 - 10.65 < 2 \text{ Yes}$$

pmos in ohmic

$$V_{GD} < -2$$

$$6 - 10.65 < -2 \text{ Yes}$$



ohmic } satisfied  
Sat }


$$I_{D,NMOS}^{sat}$$

$$= \frac{1}{2} \mu_n C_{ox} \frac{W}{L} (V_{GS} - V_{th})^2$$

$$= 1 \cdot (5-2)^2 \text{ mA}$$

$$= 9 \text{ mA} \underline{\underline{Ans}}$$

Q find mode of op. of  $M_1, M_2$



$$V_{GD} = 2V$$

$$V_{th} = 1V$$

both identical find mode of

op

~~a) LL~~

b) SS

c) SL

d) LS

$$V_{GD} = 4 - V_A \text{ for sat}$$

$$4 - V_A < 1$$


$$\underline{\underline{V_A > 3}}$$

~~Sat~~



Q

Both are identical  $V_{th} = 1$ , Find mode of op.



Since  $V_A$  will be close to 3 so we choose Sat

Linear Sat

Another way

$$V_{GS1} = 5 - V_A > 2$$

$$V_{GS2} = 2 - 0 = 2$$

So  $M_1$  ohmic

$M_2$  sat.

$$\text{So } I_{D1} = I_{D2}$$

$$\cancel{\mu_n C_{ox}} \frac{\omega}{L} \left[ (V_{GS1} - V_{th}) V_{DS} - \frac{V_{DS}^2}{2} \right] = \frac{1}{2} \cancel{\mu_n C_{ox}} \frac{\omega}{L} (V_{GS} - V_{th})^2$$

$$2 \left[ (5 - V_A - 1) (3 - V_A) - \frac{(3 - V_A)^2}{2} \right] = (2 - 1)^2$$

$$2 \left[ (4 - V_A) (3 - V_A) - \frac{(3 - V_A)^2}{2} \right] = 1$$

$$3 - V_A = \alpha ; \quad 2 \left[ (1 + \alpha) \alpha - \frac{\alpha^2}{2} \right] = 1$$



$$2\alpha(1+\alpha) - \alpha^2 = 1$$

$$2\alpha + \alpha^2 - 1 = 0$$

$$\Rightarrow \boxed{\alpha^2 + 2\alpha - 1 = 0}$$

$$-2.41, 0.414$$

$$3 - V_A = -2.41$$

$$V_A = 5.41 \text{ X}$$

$$3 - V_A = 0.414$$


$$\underline{\underline{V_A = 2.586}} \text{ Yes linear sat.}$$

Q

In the circuit shown, both the enhancement mode NMOS transistors have the following characteristics:  $k_n = \mu_n C_{ox} (W/L) = 1 \text{ mA/V}^2$ ;  $V_{TN} = 1 \text{ V}$ . Assume that the channel length modulation parameter  $\lambda$  is zero and body is shorted to source. The minimum supply voltage  $V_{DD}$  (in volts) needed to ensure that transistor  $M_1$  operates in saturation mode of operation is \_\_\_\_\_.

$$V_{DD} = 2 + V_A$$

$$V_{DD} > 3$$



a) 2   b) 3   c) 4   d) 5

Sat ✓

Sat ✓

$$V_{GD} < 1$$

$$2 - V_A < 1$$

$$V_A > 1$$

[2015 : 2 Marks, Set-3]




- If all devices are identical and all in sat  
 $\Rightarrow V_{GS}$  or  $V_{SG}$  is same in All

- device with large  $V_{GS}$ ,  $V_{SG}$  is in ohmic  
mode

Find mode of op. of each device + p.w all are identical


$$U_{p\text{cox}} \frac{W}{L} = U_{n\text{cox}} \frac{W}{L}$$

$$V_{th} = 1$$






Q2



Q3



1