Analog Electronics - LVIII

Lakshya GATE 2023: Course on Analog Electronics for ECE EE IN

DON'T LET ONE BAD DAY MAKEYOU FEELLIKEYOU HAVEABAD LIFE

8mA Tener decde 1/2= 201/20 Saturation = Long channel

$$Q(x) = C[VG_S - V(x) - Vth] \omega \Delta x$$
 $T = \frac{dQ}{dt} = C[VG_S - V(x) - Vth] \omega \Delta x$
 Δt

· due to crelouty Sat. the Dx 1. evelouty is Const.

Saturation :- because when chaptel

length neduces then the Electaic field in channel obtain a very high value that leads to saturated Or fixed velouty of changes So Now Current of the device $T = C \left[V(x) - V(x) - V(x) \right] \omega \cdot \left(\frac{1}{2} sat \right)$

50 what happen due to velocity Saturations-

Reason 3- Reducing channel length of device

11 leads to

1. when Jelouty Sat Occur then the device Current is Independent of Uss


2. I'D in saturation Prop. to (VGS- Vth) 2 but now it is prop to (VGS-Vth).

3. If we use these Mosfet as amplifier then Gain reduces.

(NMOS) (Bodyp)

So if the device has body effect then Uth dependon VsB also. thus. (id in Sat mode) ld - 1 un cox 4 VG15- VHN] ~ <u> Did</u> = <u>Did</u> <u>BUH</u> = (-)Unlox <u>P</u> [VGS-UH) <u>GOX</u> [ZE QVSB <u>AVH</u> <u>AVH</u>

Body Gate Back Gak





inc -> Vth inc -J VsB Todec



Q.66

The following signal V_i of peak voltage 8 V applied to the non-inverting terminal of an ideal op-amp. The transistor has $V_{BE} = 0.7 \text{ V}$, $\beta = 100$, $V_{\rm LED}$ = 1.5 V, V_{CC} = 10 V and $-V_{CC}$ = -10 V.






The number of times the LED glows is _


[EC-2016:1 Mark]




1175




The input resistance $R_{\rm IN}$ (= V_x/I_x) of the circuit in figure is







Consider the circuit shown in the figure. In this circuit $R = 1 \text{ k}\Omega$, and $C = 1 \mu\text{F}$. The input voltage is sinusoidal with a frequency of 50 Hz, represented as a phasor with magnitude V_i and phase angle 0 radian as shown in the figure. The output voltage is represented as a phasor with magnitude V_o and phase angle δ (in radian) relative to the phase angle of the input voltage?




[EE-2015:1 Mark]

Vout =- Scrib = -jwcrib = -20°



The op-amp shown in the figure has a finite gain A = 1000 and an infinite input resistance. A step voltage $V_i = 1$ mV is applied at the input at time t = 0 as shown. Assuming that the operational amplifier is not saturated, the time constant (in millisecond) of the output voltage, V_o , is



11 (d)

1001


 $\frac{1}{4} = \frac{1}{4} = \frac{1$


1000

$$\sqrt{b} = -1000 \, \sqrt{A} = -\frac{1000 \, \sqrt{10}}{(1+1000 \, \text{s})}$$


$$= -\frac{1000 \, 1 \, \text{xio}^{-3}}{5 \, (1+1001 \, \text{s})}$$

$$= \left[\frac{A}{S} + \frac{B}{S+1001} \right]$$





For the circuit shown below, assume that the op-amp is ideal. Which one of the following is true?



(a)
$$v_o = v_s$$

(b)
$$v_o = 1.5 v_s$$


$$v_o = 2.5 v$$

(d)
$$v_o = 5 v$$

[EE-2017: 2 Marks]



The op-amp shown in the figure is ideal. The input impedance V_{in}/i_{in} is given by



(a)
$$Z\frac{R_1}{R_2}$$


$$-Z\frac{R_2}{R_1}$$

(d)
$$-Z \frac{R_2}{R_1 + R_2}$$

[EE-2018:1 Mark]



Q.49 In the circuit below, the operational amplifier is ideal. If $V_1 = 10 \text{ mV}$ and $V_2 = 50 \text{ mV}$, the output voltage (V_{out}) , is



(b) 500 mV

(c) 600 mV

(d) 100 mV

[EE-2019: 2 Marks]

(b) -2 V to -4 V

(d) +2 V to -4 V

[EE-2014: 2 Marks]

Q.26

A non-ideal diode is biased with a voltage of $-0.03 \,\mathrm{V}$, and a diode current of I_1 is measured. The thermal voltage is 26 mV and the ideality factor for the diode is 15/13. The voltage, (in V), at which the measured current increases to $1.5I_1$ is closest to

-0.09

$$(c) -0.02$$

(d) -1.50

[EE-2020: 2 Marks]


Q.27

Consider the diode circuit shown below. The diode, *D*, obeys the current-voltage characteristic,

$$I_D = I_s \left(\exp\left(\frac{V_D}{nV_T}\right) - 1 \right)$$

where n > 1, $V_T > 0$, V_D is the voltage across the diode and I_D is the current through it. The circuit

is biased so that voltage, V > 0 and current, I < 0. If you had a design this circuit to transfer maximum power from the current source (I_1) to a resistive load (not shown) at the output, what values R_1 and R_2 would you choose?



(d) Large R_1 and small R_2



$$I = Is(e^{\lambda h \sqrt{1}-1})$$



