


Lakshya GATE 2023: Course on Analog Electronics for ECE EE IN



The combination of PMOS and NMOQE- 1th = 1



If
$$V_i^0 = -5V_0$$
 1) $V_SG_I^0 = 10V_0$
2) $V_{GS} < 1$
 $V_{GS} < 1$


Now when it is inc above - 4 then Mg will turn on and will enter pat mode


as inc Vsg of M1 dec and thus nesistance

of My in Ohmic mode R= Inpax 12 [Vsa-IVml]

thus as Vsopder R. of M1 mc and thus No dec.

ID= Jup Cox W VsG-Vth When Vi =0 thew $ID = \frac{1}{2} ur \left(\cos w \right) \left(\sqrt{4s - v_{th}} \right)^{2}$





Explamation

M2 OFF Vio <-4.
M1 Ohmic as high Value of VSG

Vo= 5.

Mioff Vi°>4 M20hmic Vo=-5


- m, om both δα+, In, = IDr - in lox μ(vas-v+n) = = ip coxμ (vsa-(v+n)), vas = vsa

Both Sat When 18=0.

M1 Dhmic Miohmic Mioff M2 Sat Misat Mrsalm₁sa+ m, off M3 Ohmic

Initially VG=0 M2 15 074 1sturged on M2 -> goin dat.

the gate voltage of the p-MOSFET is kept constant at 3 V. Assume that, for both transistors, the magnitude of the threshold voltage is 1 V and the product of the transconductance parameter and the (W/L) ratio, i.e. the quantity $\mu C_{ox}(W/L)$, is 1 mA · V⁻².



- **4.16** For small increase in V_G beyond 1 V, which of the following gives the correct description of the region of operation of each MOSFET?
 - (a) Both the MOSFETs are in saturation region
 - (b) Both the MOSFETs are in triode region
 - (c) n-MOSFET is in triode and p-MOSFET is in saturation region
 - (d) *n*-MOSFET is in saturation and *p*-MOSFET is in triode region


[2009 : 2 Marks]

Pmos Sat VGD > ソナル VGD > -1 No 3-5>-1 No



for both in To - Toz Go Vasi = 1452= 30 VA --5 Sat - Sal-Satis Fied


Assuming that transistors M_1 and M_2 are identical and have a threshold voltage of 1 V, the state of transistors M_1 and M_2 are respectively



- (a) Saturation, Saturation
- (b) Linear, Linear
- (c) Linear, Saturation
- (d) Saturation, Linear

[2017: 2 Marks, Set-2]

In the circuit shown below, the (W/L) value for M_2 is twice that for M_1 . The two nMOS transistors are otherwise identical. The threshold voltage V_T for both transistors is 1.0 V. Note that V_{GS} for M_2 must be > 1.0 V.



Current through the nMOS transistors can be modeled as

$$I_{DS} = \mu C_{Ox} \left(\frac{W}{L} \right) \left((V_{GS} - V_T) V_{DS} - \frac{1}{2} V_{DS}^2 \right)$$

for $V_{DS} \le V_{GS} - V_T$


$$I_{DS} = \mu C_{ox} \left(\frac{W}{L}\right) (V_{GS} - V_T)^2 / 2 \text{ for } V_{DS} \ge V_{GS} - V_T$$

The voltage (in volts, accurate to two decimal places) at V_r is _____.

So Solution method


1s easy:
ID2 = ID1


Solution method



For the MOSFET shown in the figure, the threshold voltage $|V_t| = 2 \text{ V}$ and

$$K = \frac{1}{2} \mu C \left(\frac{W}{L} \right) = 0.1 \text{ mA/ V}^2$$
. The value of I_D (in mA) is _____.






So
$$Inpoh = Itn sat$$
 $v(x) = [v(x)] = \frac{1}{2}u(x) = \frac{1}$

$$2\left[\left(6-1\right)\left(12-10\right)-\left(12-10\right)^{2}\right]=9$$


$$2\left[44-\frac{4}{2}\right]=9$$



pmos in ohmic 6-10.65<-246 Ohmic $\int_{Sahs} \int_{fied} \int_{D} = \int_{2}^{1} u_{n} lox \frac{u_{n}}{2} \left(\sqrt{4s - v_{h}} \right)^{2}$ Sat $\int_{Sah} \int_{Sah} \int_{Sah} \left(\sqrt{5 - v_{h}} \right)^{2} dv$ $= \sqrt{9m\Omega} \frac{Au_{n}}{2}$

And mode of op. of M1, M2 5vert m, johnic op b) s S VA EVASS

C) S L d) L S VGD = 4-NA for sat 4-NA <1



Another way Vas = 2-0=2 Su Miohmic Mz sat.

So
$$I_{D1} = I_{D2}$$
 $U_{DS} = U_{DS} = U_{DS}$

$$2\left[\left(5-V_{A}-1\right)\left(3-V_{A}\right)-\left(3-V_{A}\right)^{2}\right]=\left(2-1\right)^{2}$$

$$2\left[\left(4-V_{A}\right)\left(3-V_{A}\right)-\left(3-V_{A}\right)^{2}\right]=1$$


$$3-V_{A}=d; 2\left[\left(1+d\right)d-\frac{d^{2}}{2}\right]=1$$


-2.41 9.414

$$3 - \sqrt{A} = -2.41$$
 $\sqrt{A} = 5.41$



In the circuit shown, both the enhancement mode NMOS transistors have the following characteristics: $k_n = \mu_n C_{ox}$ (W/L) = 1 mA/V²; $V_{TN} = 1$ V. Assume that the channel length modulation parameter λ is zero and body is short. The source. The minimum supply voltage V_{DD} (in volts) needed to ensure that transistor M_1 operates in saturation mode of operation is _____.





• If all devices are identical and all insat

=> VGIS ORVSGIS Same in All

device with large VGIS. VSG IS in Ohmic

mode

find mode of op. of each device

가 에 all ane identical
Uploy 년 = Unlox 년
VHL = 1

