

□ Introduction □ Interconnect Modeling - Wire Resistance - Wire Capacitance □ Wire RC Delay □ Crosstalk □ Wire Engineering □ Repeaters 14: Wire CMOS VLSI Design 4th Ed. 2

Introduction

- ☐ Chips are mostly made of wires called *interconnect*
 - In stick diagram, wires set size
 - Transistors are little things under the wires
 - Many layers of wires
- ☐ Wires are as important as transistors
 - Speed
 - Power
 - Noise
- □ Alternating layers run orthogonally

14: Wires

CMOS VLSI Design 4th Ed.

3


Wire Geometry □ Pitch = w + s □ Aspect ratio: AR = t/w - Old processes had AR << 1 - Modern processes have AR ≈ 2 • Pack in many skinny wires 14: Wires CMOS VLSI Design 4th Ed. 4

Layer Stack

- AMI 0.6 μm process has 3 metal layers
 - M1 for within-cell routing
 - M2 for vertical routing between cells
 - M3 for horizontal routing between cells
- ☐ Modern processes use 6-10+ metal layers
 - M1: thin, narrow ($< 3\lambda$)
 - · High density cells
 - Mid layers
 - Thicker and wider, (density vs. speed)
 - Top layers: thickest
 - For V_{DD}, GND, clk


14: Wires

CMOS VLSI Design 4th Ed.



Interconnect Modeling

- ☐ Current in a wire is analogous to current in a pipe
 - Resistance: narrow size impedes flow
 - Capacitance: trough under the leaky pipe must fill first
 - Inductance: paddle wheel inertia opposes changes in flow rate
 - Negligible for most wires



14: Wires

CMOS VLSI Design 4th Ed

7


Lumped Element Models

- ☐ Wires are a distributed system
 - Approximate with lumped element models

- \Box 3-segment π -model is accurate to 3% in simulation
- ☐ L-model needs 100 segments for same accuracy!
- \Box Use single segment π -model for Elmore delay

14: Wires

CMOS VLSI Design 4th Ed.





Choice of Metals

- ☐ Until 180 nm generation, most wires were aluminum
- ☐ Contemporary processes normally use copper
 - Cu atoms diffuse into silicon and damage FETs
 - Must be surrounded by a diffusion barrier

Metal	Bulk resistivity (μΩ • cm)
Silver (Ag)	1.6
Copper (Cu)	1.7
Gold (Au)	2.2
Aluminum (Al)	2.8
Tungsten (W)	5.3
Titanium (Ti)	43.0

14: Wires CMOS VLSI Design 4th Ed. 10





Example

 $\hfill\Box$ Compute the sheet resistance of a 0.22 μm thick Cu wire in a 65 nm process. Ignore dishing.

$$R_{\square} =$$

 \Box Find the total resistance if the wire is 0.125 μm wide and 1 mm long. Ignore the barrier layer.

$$R =$$

14: Wires


CMOS VLSI Design 4th Ed.

13

Wire Capacitance

- ☐ Wire has capacitance per unit length
 - To neighbors
 - To layers above and below





14: Wires

CMOS VLSI Design 4th Ed.

Capacitance Trends

- \Box Parallel plate equation: $C = \varepsilon_{ox}A/d$
 - Wires are not parallel plates, but obey trends
 - Increasing area (W, t) increases capacitance
 - Increasing distance (s, h) decreases capacitance
- □ Dielectric constant
 - $\epsilon_{ox} = k\epsilon_0$
 - $\varepsilon_0 = 8.85 \, \text{x} \, 10^{-14} \, \text{F/cm}$
 - $k = 3.9 \text{ for } SiO_2$
- ☐ Processes are starting to use low-k dielectrics
 - $k \approx 3$ (or less) as dielectrics use air pockets

14: Wires

CMOS VLSI Design 4th Ed.

15

Capacitance Formula


☐ Capacitance of a line without neighbors can be approximated as

$$C_{tot} = \varepsilon_{ox} l \left[\frac{w}{h} + 0.77 + 1.06 \left(\frac{w}{h} \right)^{0.25} + 1.06 \left(\frac{t}{h} \right)^{0.5} \right]$$

 \Box This empirical formula is accurate to 6% for AR < 3.3

14: Wires

CMOS VLSI Design 4th Ed.




Diffusion & Polysilicon

- \Box Diffusion capacitance is very high (1-2 fF/ μ m)
 - Comparable to gate capacitance
 - Diffusion also has high resistance
 - Avoid using diffusion runners for wires!
- ☐ Polysilicon has lower C but high R
 - Use for transistor gates
 - Occasionally for very short wires between gates

14: Wires CMOS VLSI Design 4th Ed. 18

Wire RC Delay

Estimate the delay of a 10x inverter driving a 2x inverter at the end of the 1 mm wire. Assume wire capacitance is 0.2 fF/μm and that a unit-sized inverter has R = 10 KΩ and C = 0.1 fF.



14: Wires CMOS VLSI Design 4th Ed.

19

Wire Energy

- ☐ Estimate the energy per unit length to send a bit of information (one rising and one falling transition) in a CMOS process.
- □ E=

14: Wires

CMOS VLSI Design 4th Ed.

Crosstalk

- ☐ A capacitor does not like to change its voltage instantaneously.
- ☐ A wire has high capacitance to its neighbor.
 - When the neighbor switches from 1-> 0 or 0->1, the wire tends to switch too.
 - Called capacitive coupling or crosstalk.
- ☐ Crosstalk effects
 - Noise on nonswitching wires
 - Increased delay on switching wires

14: Wires

CMOS VLSI Design 4th Ed

21

Crosstalk Delay

- ☐ Assume layers above and below on average are quiet
 - Second terminal of capacitor can be ignored
 - Model as $C_{gnd} = C_{top} + C_{bot}$
- ☐ Effective C_{adj} depends on behavior of neighbors
 - Miller effect



В	ΔV	C _{eff(A)}	MCF
Constant			
Switching with A		_	
Switching opposite A			


14: Wires

CMOS VLSI Design 4th Ed.

Crosstalk Noise

- ☐ Crosstalk causes noise on nonswitching wires
- ☐ If victim is floating:
 - model as capacitive voltage divider

$$\Delta V_{victim} = \frac{C_{adj}}{C_{gnd-v} + C_{adj}} \Delta V_{aggressor}$$



14: Wires


CMOS VLSI Design 4th Ed.


23

Driven Victims

- ☐ Usually victim is driven by a gate that fights noise
 - Noise depends on relative resistances
 - Victim driver is in linear region, agg. in saturation
 - If sizes are same, R_{aggressor} = 2-4 x R_{victim}


$$\Delta V_{victim} = \frac{C_{adj}}{C_{gnd-v} + C_{adj}} \frac{1}{1+k} \Delta V_{aggressor} \\ \text{Regressor} \\ \text{Re$$





14: Wires

CMOS VLSI Design 4th Ed.





Noise Implications So what if we have noise? If the noise is less than the noise margin, nothing happens Static CMOS logic will eventually settle to correct output even if disturbed by large noise spikes But glitches cause extra delay Also cause extra power from false transitions Dynamic logic never recovers from glitches Memories and other sensitive circuits also can

14: Wires

CMOS VLSI Design 4th Ed.

produce the wrong answer





Repeater Design

- ☐ How many repeaters should we use?
- ☐ How large should each one be?
- Equivalent Circuit
 - Wire length I/N
 - Wire Capacitance C_w*//N, Resistance R_w*//N
 - Inverter width W (nMOS = W, pMOS = 2W)
 - Gate Capacitance C'*W, Resistance R/W

14: Wires

CMOS VLSI Design 4th Ed.

29

Repeater Results

- Write equation for Elmore Delay
 - Differentiate with respect to W and N
 - Set equal to 0, solve

$$\frac{l}{N} = \sqrt{\frac{2RC'}{R_w C_w}}$$

$$\frac{t_{pd}}{l} = \left(2 + \sqrt{2}\right) \sqrt{RC'R_w C_w} \qquad \text{~~40 ps/mm}$$

$$W = \sqrt{\frac{RC_w}{RC_w}}$$
in 65 nm process

14: Wires

CMOS VLSI Design 4th Ed.

Repeater Energy

- □ Energy/length $\approx 1.87 C_w V_{DD}^2$
 - 87% premium over unrepeated wires
 - The extra power is consumed in the large repeaters
- ☐ If the repeaters are downsized for minimum EDP:
 - Energy premium is only 30%
 - Delay increases by 14% from min delay

14: Wires

CMOS VLSI Design 4th Ed.