

Lecture 2: MIPS Processor Example

Prof. Ioannis Savidis

Outline

- Design Partitioning
- MIPS Processor Example
 - Architecture
 - Microarchitecture
 - Logic Design
 - Circuit Design
 - Physical Design
- ☐ Fabrication, Packaging, Testing

2: MIPS Processor Example

CMOS VLSI Design 4th Ed.

Activity 2

☐ Sketch a stick diagram for a 4-input NOR gate

•

2: MIPS Processor Example

CMOS VLSI Design 4th Ed.

3

Coping with Complexity

- ☐ How to design System-on-Chip?
 - Many millions (even billions!) of transistors
 - Tens to hundreds of engineers
- □ Structured Design
- Design Partitioning

2: MIPS Processor Example

CMOS VLSI Design 4th Ed.

Structured Design

- ☐ **Hierarchy**: Divide and Conquer
 - Recursively system into modules
- □ Regularity
 - Reuse modules wherever possible
 - Ex: Standard cell library
- ☐ Modularity: well-formed interfaces
 - Allows modules to be treated as black boxes
- □ Locality
 - Physical and temporal

2: MIPS Processor Example

CMOS VLSI Design 4th Ed.


5

Design Partitioning

- ☐ Architecture: User's perspective, what does it do?
 - Instruction set, registers
 - MIPS, x86, Alpha, PIC, ARM, ...
- Microarchitecture
 - Single cycle, multcycle, pipelined, superscalar?
- ☐ Logic: how are functional blocks constructed
 - Ripple carry, carry lookahead, carry select adders
- ☐ Circuit: how are transistors used
 - Complementary CMOS, pass transistors, domino
- □ Physical: chip layout
 - Datapaths, memories, random logic

2: MIPS Processor Example

CMOS VLSI Design 4th Ed.




MIPS Architecture

- ☐ Example: subset of MIPS processor architecture
 - Drawn from Patterson & Hennessy
- ☐ MIPS is a 32-bit architecture with 32 registers
 - Consider 8-bit subset using 8-bit datapath
 - Only implement 8 registers (\$0 \$7)
 - \$0 hardwired to 00000000
 - 8-bit program counter

2: MIPS Processor Example

CMOS VLSI Design 4th Ed.

	Instru	uction	Set		
Table 1.7 MIPS i		subset supported)			
Instruction	Function		Encoding	op	funct
add \$1, \$2, \$3	addition:	\$1 → \$2 + \$3	R	000000	100000
sub \$1, \$2, \$3	subtraction:	\$1 → \$2 – \$3	R	000000	100010
and \$1, \$2, \$3	bitwise and:	\$1 → \$2 and \$3	R	000000	100100
or \$1, \$2, \$3	bitwise or:	\$1 → \$2 or \$3	R	000000	100101
slt \$1, \$2, \$3	set less than:	\$1 → 1 if \$2 < \$3 \$1 → 0 otherwise	R	000000	101010
addi \$1, \$2,	add immediate:	\$1→ \$2 + imm	I	001000	n/a
beq \$1, \$2, imm	branch if equal:	$PC \rightarrow PC + imm^a$	I	000100	n/a
j destination	jump:	PC_destination ^a	J	000010	n/a
lb \$1, imm(\$2)	load byte:	\$1 → mem[\$2 + imm]	ı	100000	n/a
sb \$1, imm(\$2)	store byte:	mem[\$2 + imm] → \$1	ı	110000	n/a



Fibonacci (C)

```
f_0 = 1; f_{-1} = -1
f_n = f_{n-1} + f_{n-2}
f = 1, 1, 2, 3, 5, 8, 13, ...
 int fib(void)
                          /* compute nth Fibonacci number */
   int f1 = 1, f2 = -1; /* last two Fibonacci numbers */
   while (n != 0) {
                          /* count down to n = 0 */
     f1 = f1 + f2;
     f2 = f1 - f2;
     n = n - 1;
   return f1;
 }
                           CMOS VLSI Design 4th Ed.
2: MIPS Processor Example
                                                                 11
```

Fibonacci (Assembly)

☐ 1st statement: n = 8


2: MIPS Processor Example


☐ How do we translate this to assembly?


```
# Register usage: $3: n $4: f1 $5: f2
# return value written to address 255
fib: addi $3, $0, 8  # initialize n=8 addi $4, $0, 1  # initialize f1 = 1
                        \# initialize f2 = -1
      addi $5, $0, -1
loop: beq $3, $0, end
                          # Done with loop if n = 0
      add $4, $4, $5
                          # f1 = f1 + f2
      sub $5, $4, $5
                          # f2 = f1 - f2
      addi $3, $3, -1
                           \# n = n - 1
      j loop
                           # repeat until done
end: sb $4, 255($0)
                           # store result in address 255
```


CMOS VLSI Design 4th Ed.


12
















- □ Hardware Description Languages
 - Widely used in logic design
 - Verilog and VHDL
- Describe hardware using code
 - Document logic functions
 - Simulate logic before building
 - Synthesize code into gates and layout
 - · Requires a library of standard cells

2: MIPS Processor Example

CMOS VLSI Design 4th Ed.


Verilog Example


Circuit Design

- ☐ How should logic be implemented?
 - NANDs and NORs vs. ANDs and ORs?
 - Fan-in and fan-out?
 - How wide should transistors be?
- ☐ These choices affect speed, area, power
- ☐ Logic synthesis makes these choices for you
 - Good enough for many applications
 - Hand-crafted circuits are still better

2: MIPS Processor Example

CMOS VLSI Design 4th Ed.








```
Transistor-Level Netlist
 module carry(input a, b, c,
               output cout)
               i1, i2, i3, i4, cn;
       wire
       tranif1 n1(i1, 0, a);
tranif1 n2(i1, 0, b);
       tranif1 n3(cn, i1, c);
                                     c⊸[p3 i3
                                               tranif1 n4(i2, 0, b);
                                                             cout
       tranif1 n5(cn, i2, a);
                                 c⊣[n3 i1
                                                       ∐n6
       tranif0 p1(i3, 1, a);
       tranif0 p2(i3, 1, b);
       tranif0 p3(cn, i3, c);
tranif0 p4(i4, 1, b);
       tranif0 p5(cn, i4, a);
       tranif1 n6(cout, 0, cn);
       tranif0 p6(cout, 1, cn);
  endmodule
2: MIPS Processor Example
                         CMOS VLSI Design 4th Ed.
                                                             25
```

```
SPICE Netlist
  .SUBCKT CARRY A B C COUT VDD GND
  MN1 I1 A GND GND NMOS W=1U L=0.18U AD=0.3P AS=0.5P
  MN2 I1 B GND GND NMOS W=1U L=0.18U AD=0.3P AS=0.5P
  MN3 CN C I1 GND NMOS W=1U L=0.18U AD=0.5P AS=0.5P
  MN4 I2 B GND GND NMOS W=1U L=0.18U AD=0.15P AS=0.5P
  MN5 CN A I2 GND NMOS W=1U L=0.18U AD=0.5P AS=0.15P
  MP1 I3 A VDD VDD PMOS W=2U L=0.18U AD=0.6P AS=1 P
  MP2 I3 B VDD VDD PMOS W=2U L=0.18U AD=0.6P AS=1P
  MP3 CN C I3 VDD PMOS W=2U L=0.18U AD=1P AS=1P
  MP4 I4 B VDD VDD PMOS W=2U L=0.18U AD=0.3P AS=1P
  MP5 CN A I4 VDD PMOS W=2U L=0.18U AD=1P AS=0.3P
  MN6 COUT CN GND GND NMOS W=2U L=0.18U AD=1P AS=1P
  MP6 COUT CN VDD VDD PMOS W=4U L=0.18U AD=2P AS=2P
  CI1 I1 GND 2FF
  CI3 I3 GND 3FF
  CA A GND 4FF
  CB B GND 4FF
  CC C GND 2FF
  CCN CN GND 4FF
  CCOUT COUT GND 2FF
  . ENDS
2: MIPS Processor Example
                            CMOS VLSI Design 4th Ed.
                                                                     26
```

Physical Design | Floorplan | Standard cells | Place & route | Datapaths | Slice planning | Area estimation







Synthesized Controller Synthesize HDL into gate-level netlist Place & Route using standard cell library 2: MIPS Processor Example CMOS VLSI Design 4th Ed. 31


Pitch Matching


- ☐ Synthesized controller area is mostly wires
 - Design is smaller if wires run through/over cells
 - Smaller = faster, lower power as well!
- ☐ Design snap-together cells for datapaths and arrays
 - Plan wires into cells
 - Connect by abutment
 - · Exploits locality
 - · Takes lots of effort

Α	Α	Α	Α	В
Α	Α	Α	Α	В
Α	Α	Α	Α	В
Α	Α	Α	Α	В
С		С		D

2: MIPS Processor Example

CMOS VLSI Design 4th Ed.







- Need area estimates to make floorplan
 - Compare to another block you already designed
 - Or estimate from transistor counts
 - Budget room for large wiring tracks
 - Your mileage may vary; derate by 2x for class.

Table 1.10 Typical layout densities					
Element	Area				
random logic (2-level metal process)	$1000 - 1500 \lambda^2$ / transistor				
datapath	$250 - 750 \lambda^2$ / transistor				
	or 6 WL + 360 λ^2 / transistor				
SRAM	$1000 \lambda^2 / \text{bit}$				
DRAM (in a DRAM process)	$100 \lambda^2$ / bit				
ROM	$100 \lambda^2$ / bit				

2: MIPS Processor Example

CMOS VLSI Design 4th Ed.


25


Design Verification

- ☐ Fabrication is slow & expensive
 - MOSIS 0.6μm: \$1000, 3 months
 - 65 nm: \$3M, 1 month
- Debugging chips is very hard
 - Limited visibility into operation
- ☐ Prove design is right before building!
 - Logic simulation
 - Ckt. simulation / formal verification
 - Layout vs. schematic comparison
 - Design & electrical rule checks
- ☐ Verification is > 50% of effort on most chips!

2: MIPS Processor Example

CMOS VLSI Design 4th Ed.





Testing

- ☐ Test that chip operates
 - Design errors
 - Manufacturing errors
- ☐ A single dust particle or wafer defect kills a die
 - Yields from 90% to < 10%
 - Depends on die size, maturity of process
 - Test each part before shipping to customer

2: MIPS Processor Example

CMOS VLSI Design 4th Ed.

