



1. Guided test generation for isolation and detection of embedded trojans in ICs

Accession number: 20084911759573

Authors: Banga, Mainak (1); Chandrasekar, Maheshwar (1); Lei, Fang (1); Hsiao, Michael S. (1)

Author affiliation: (1) Department of ECE, Virginia Tech., Blacksburg, VA 24061

Corresponding author: Banga, M.(banga@vt.edu)

Source title: Proceedings of the ACM Great Lakes Symposium on VLSI, GLSVLSI

Abbreviated source title: Proc. ACM Great Lakes Symp. VLSI GLSVLSI

Monograph title: GLSVLSI 2008: Proceedings of the 2008 ACM Great Lakes Symposium on VLSI

Issue date: 2008 Publication year: 2008

Pages: 363-366 Language: English ISBN-13: 9781595939999

Document type: Conference article (CA)

Conference name: GLSVLSI 2008: 18th ACM Great Lakes Symposium on VLSI 2008

Conference date: March 4, 2008 - March 6, 2008 Conference location: Orlando, FL, United states

Conference code: 74315

Sponsor: Special Interest Group on Design Automation (ACM SIGDA)

Publisher: Association for Computing Machinery, 1515 Broadway, 17th Floor, New York, NY 10036-5701, United

States

Abstract: Testing the genuineness of a manufactured chip is an important step in an IC product life cycle. This becomes more prominent with the outsourcing of the manufacturing process, since the manufacturer may tamper the internal circuit behavior using Trojan circuits in the original design. Traditional testing methods cannot detect these stealthy Trojans because the triggering scenario, which activates it, is unknown. Recently, approaches based on side-channel analysis have shown promising results in detecting Trojans. In this paper, we propose a novel test generation technique that aims at magnifying the disparity between side-channel signal waveforms of tampered and genuine circuits to indicate the possibility of internal tampering. Experimental results indicate that our approach could magnify the likelihood of Trojans 4 to 20 times more than existing side-channel analysis based approaches. Copyright 2008 ACM.

Number of references: 10 Main heading: Networks (circuits)

Controlled terms: Lakes - Life cycle - Reliability

Uncontrolled terms: And detections - Channel analyses - Channel signals - Internal circuits - Manufacturing processes - Original designs - Product life cycles - Security - Test generations - Testing methods - Trojans **Classification code:** 922.2 Mathematical Statistics - 913.3 Quality Assurance and Control - 913.1 Production Engineering - 703.1 Electric Networks - 444.1 Surface Water - 421 Strength of Building Materials; Mechanical

Properties - 407 Maritime and Port Structures: Rivers and Other Waterways

DOI: 10.1145/1366110.1366196

Database: Compendex

Compilation and indexing terms, Copyright 2017 Elsevier Inc.

Data Provider: Engineering Village