


BLOQUE M5: Entrada 24 V, polaridad (LM74502 + 2 x CSD18534Q5A, +24 V y retorno), eFuse U16 y supervisor M5




BLOQUE DCDC: Convertidores: THN 30 (+-12 rack), URB (+5 digital M1), 3 x THN 20 (+5 rack, +-15.5)




BLOQUE LC: Tope M3 (@33A): TPS26631 + filtro LC 22 uH / 47 uF / 0.68 ohm + 220 uF + SMBJ16A




BLOQUE DF4: Detector D-F4: LM393 + TL431, umbral 14.5 V con histeresis




BLOQUE PRE: Pre-reguladores LT1963A (+13.1 V) y LT3015 (-12.9 V)




BLOQUE ULTRA: Cascada ultra: 2 x LT3045 y 2 x LT3094 en paralelo, R_SET = 60k



BLOQUE DF6: Rack: fusibles y crowbars D-F6 (TL431 -> PNP -> BT151)




BLOQUE TEL: Telemetria I2C: 4 x INA226, ADS1115, TMP1075 e ISO1541



BLOQUE CON: Conectores



PWR_FLAG: redes que alimenta algo pasivo o un conector



ENGO no hace GNDA en esta placa (M11-ISO154) y GNB aterrados
GNDA y GNDA se unen SOLO en ATE, entre PIN1 y PIN2
Si se quiere cambiar esto, hay que cortar la pista con su pagina de hoja
Generado por build_schematic.py: no editar a mano

SAM17 — Simulador analógico modular

Hoja: raíz
Fichero: sam17.kicad_sch

Título:	SAM17 Modulo 01 v5 — Fuente: ladrillo 24 V y convertidores DC
Rev:	v5.0
Fecha:	2026-12-22
Tamaño:	A1
Hoja:	1 / 1