

(SYLLABUS)

1.

| | | | | | |
|----------------------|-------------------------------|--------------|----------------------------|-------------------------|-----------------------|
| (Course Title) | | (Instructor) | | | |
| (Year) | 2025 | (Semester) | 2 | (Course No.) | 2150686901 |
| (Class) | 01 | (Open to) | 2 AI | (Course Classification) | -AI |
| / | 3.0 (0) / 3 | | 100 | 가 | 가 |
| | | | | | Office Hour |
| (Office) | 051301 | (Telephone) | 02-820-0638 | (e-mail) | donghwashin@ssu.ac.kr |
| | | | | | |
| | (*) (ABEEK Classification) | | (*) (ABEEK Requirement) | | |
| | | | | | |
| | | | | | |
| (Course Description) | | | | | |

| | |
|--|-------|
| | |
| | HW/SW |

| | | |
|---|---------|---------|
| 가 | (100) | (100%) |
| | 100 | 100 |

| | | |
|------------------|-----|--|
| (Required Texts) | | |
| | () | * /Digital Design/F. Vahid/Wiley/2011/2nd ed. * / / : , L. / /2016/2 |
| | | |
| | | |

2.

| | | | | |
|--------|-----------|-----------------|---|---------|
| (Week) | (Keyword) | (Description) | | (Texts) |
| 01 | , | · · · / / | , | |

(SYLLABUS)

| | | | | |
|----|--|---|---------|--|
| 02 | Verilog HDL, VIVADO | ·Verilog HDL ·Verilog HDL ·VIVADO Verilog HDL | , | |
| 03 | , | · · / (·) · 가 | , | |
| 04 | Verilog HDL , Testbench, | · ; / , / ·Schematic/Verilog HDL ·Testbench | , , , , | |
| 05 | | · 2 ·K-Map 2 2 | , | |
| 06 | , | ·1 , D Flip-Flop ·Clocks · | , | |
| 07 | Finite State Machines | ·FSM(Finite State Machine) ·FSM | , , | |
| 08 | Controller | ·Controller ·Controller Controller () | , | |
| 09 | | ·Verilog HDL | , , , , | |
| 10 | Datapath | ·Datpath Components ·Registers, Adders, Comparators, Multiplier, Subtractor | , | |
| 11 | ALU, Counters, Timers | ·ALU, Shiters, Counters , Timers, Register files | , | |
| 12 | Datapath | ·Verilog HDL Datapath | , , , , | |
| 13 | RTL(Register-Transfer Level) Design | ·High-Level State Machine ·RTL(Register-Transfer Level) Design | , , , , | |
| 14 | Behavioral-Level Design | ·Behavioral-Level Design ·Memory Components ·Hierarchy | , , , , | |
| 15 | RTL Design | ·Verilog HDL RTL Design | , , , , | |

(SYLLABUS)

3. ()

| | | | |
|-----|----------------------|--|--|
| | | | |
| () | | | |
| | | | |
| | | | |
| | | | |
| | | | |
| | 가/ | | |
| | / | | |
| | | | |
| | / | | |
| | / | | |
| | Open-ended problem | | |
| | Teamwork | | |
| | Communication skills | | |