

Designing a 32-bit Pipelined CPU





School Engineering Introduction

The 13 instructions are defined below.

Instruction	Symbol	Opcode	rd	rs	rt	Function
No operation	NOP	0000	×	×	×	No operation
Save PC	SVPC rd, y	1111	rd	у		xrd ← PC+y
Load	LD rd, rs	1110	rd	rs	×	$xrd \leftarrow M[xrs]$
Store	ST rt, rs	0011	×	rs	rt	$M[xrs] \leftarrow xrt$
Add	ADD rd, rs, rt	0100	rd	rs	rt	$xrd \leftarrow x rs + x rt$
Increment	INC rd, rs, y	0101	rd	rs	У	$x rd \leftarrow x rs + y$
Negate	NEG rd, rs	0110	rd	rs	×	x rd ← - x rs
Subtract	SUB rd, rs, rt	0111	rd	rs	rt	$x rd \leftarrow x rs - x rt$
Jump	J rs	1000	×	rs	×	PC ← x rs
Branch if zero	BRZ rs	1001	×	rs	×	$PC \leftarrow x \text{ rs, if } Z = 1$
Jump memory	JM rs	1010	×	rs	×	$PC \leftarrow M[x rs]$
Branch if negative	BRN rs	1011	×	rs	×	$PC \leftarrow x \text{ rs, if } N = 1$
MAX	MAX, rd, rs, rt	0001	rd	rs	rt	See *


*x rd = $\max\{memory[x rs], memory[x rs+1], ..., memory[x rs+x rt-1]\}$ ×: don't care





Datapath of first 12 instructions of SCU ISA with flushing and forwarding








Complete datapath for all 13 instructions of SCU ISA with flushing and forwarding







Assembly Code: Software Loop & Modified Software Loop

11: INC x4, x0, 0

12: INC x3,x3,-1

13: ADD x5, x2, x3

14: SVPC X9,1

15: LD X6,X2

I6: SVPC X10,4

17: SUB x7,x6,x4

18: BRN x10

19: ADD x4, x6, 0

110: INC x2,x2,1

I11: SUB x8, x2, x5

112: BRN x9

I13: NOP

I1: INC x4, x0, 0

12: INC x3,x3,-1

I3: ADD x5, x2, x3

14: SVPC X9,1

I5: LD X6,X2

I6: SUB x7,x6,x4

17: BRN x10

18: ADD x4, x6, 0

19: INC x2,x2,1

I10: SVPC X10,-1

I11: SUB x8, x2, x5

I12: BRN x9

I13: NOP





SANTA CLARA UNIVERSITY

School of Engineering

Assembly Code: Hardware Loop

11: SUB x4,x4,x4

12: SVPC X9, 4

I3: ADD x3, x3, x0

14: BRZ x9

I5: MAX x4,x2,x3

I6: NOP





INC x4, x0, 0

INC x3, x3, -1

ADD x5, x2, x3

SVPC x9, 1

LD x6, x2

INC x2, x2, 1

LD x11, x2

INC x2, x2, 1

LD x12, x2

SVPC x10, 4

SUB x7, x6, x4


BRN x10

ADD x4, x6, X0

SANTA CLARA UNIVERSITY

School of Engineering

Assembly code for Loop Unrolling



Loop 1



INDIVIDUAL CPIs

BASIC PIPELINE

Instruction	R (ADD , SUB , INC, SVPC, NEG)	LD	ST	
CPI/ no dependence	1	1	1	
CPI/ with dependence	2	2	N/A	
Instruction	BRZ	BRN	J (Jump)	JM (Jump Memory)
CPI/ branch not taken	1	1	N/A	N/A
CPI/ branch taken	2	2	2	3

ADVANCED PIPELINE (Forwarding & Flushing)

Instruction	R (ADD , SUB , INC, SVPC, NEG)	LD	ST	
CPI/ no dependence	1	1	1	
CPI/ with dependence	1	1	N/A	
Instruction	BRZ	BRN	J (Jump)	JM (Jump Memory)
CPI/ branch not taken	1	1	N/A	N/A
CPI/ branch	2	2	2	3





INDIVIDUAL CPIs

ADVANCED PIPELINE (FORWARING, FLUSHING, MAX INSTRUCTION)

Instruction	R (ADD , SUB , INC, SVPC, NEG)	LD	ST	
CPI/ no dependence	1	1	1	
CPI/ with dependence	2	1	N/A	
Instruction	BRZ	BRN	J (Jump)	JM (Jump Memory)
CPI/ branch not taken	1	1	N/A	N/A
CPI/ branch taken	2	2	2	3





Performance Analysis

PERFORMANCE ANALYSIS (SOFTWARE LOOP - BASIC & MODIFIED)

- AT N=0
 - a. CYCLE TIME = 2 ns
 - b. INSTRUCTION COUNT = 3
 - c. NUMBER OF CYCLES = 3(11-13)
 - d. CPI = 3/3 = 1
 - e. EXECUTION TIME = 2 * (3) = 6 ns
- AT N>=1
 - a. CYCLE TIME = 2 ns
 - b. INSTRUCTION COUNT = 8N + 4
 - c. NUMBER OF CYCLES = 3(I1-I3) + 1(I4) + 7N(I5-I11) + 2*(N-1)(I12) + 1(I12) = 9N+3
 - d. CPI = (9N+3)/(8N+4)
 - e. EXECUTION TIME = 2 * (9N+3) ns



SANTA CLARA UNIVERSITY

School of Engineering

PERFORMANCE ANALYSIS - (HARDWARE)

- At N=0
 - a. CYCLE TIME = 2 ns
 - **b. INSTRUCTION COUNT = 5**
 - c. NUMBER OF CYCLES = 3(11-13) + 2(14) = 5
 - d. CPI = 5/5 = 1
 - e. EXECUTION TIME = 2 * 5 = 10 ns
- At N >=1
 - a. CYCLE TIME = 2 ns
 - **b. INSTRUCTION COUNT = 5**
 - c. NUMBER OF CYCLES = 3(I1-I3) + 1(I4) + N(I5) = N+4
 - d. CPI = (N+4)/5 = 1
 - e. EXECUTION TIME = 2 * (N+4) ns





Conclusion

Comparing the Performance of the software and hardware loop we find that our speedup is almost 4 to 9 times for the the hardware instruction.

So, hardware implementation is much more efficient than the software implementation.

