

James Stallkamp

ECE 375 hw 1

1a There are 256 opcodes, $2^8=256$. The opcode is 8 bits long, the register field is 5 bits and the address field is 17 bits.

1b PC: 17 bits

MAR:17 bits

MDR:32 bits

IR:8 bits

AC:32 bits

2

1. $MDR \leftarrow M(MAR)$
2. $TEMP \leftarrow MAR$
3. $MAR \leftarrow MDR$
4. $MDR \leftarrow AC$
5. $AC \leftarrow MAR$
6. $AC \leftarrow AC + 1$
7. $MDR \leftarrow AC$
8. $M(MAR) \leftarrow MDR$

3

1. $MAR \leftarrow PC$
2. $MDR \leftarrow M(MAR), PC \leftarrow PC + 1$
3. $IR \leftarrow MDR(\text{Opcode}), MAR \leftarrow MDR(\text{address})$
4. $TEMP \leftarrow AC, MDR \leftarrow M(MAR)$
5. $AC \leftarrow MDR$
6. $AC \leftarrow AC + 1$
7. $MDR \leftarrow AC$
8. $M(MAR) \leftarrow MDR, AC \leftarrow AC + 1$
9. If $(Z=1)$ Then $PC \leftarrow PC + 1, AC \leftarrow TEMP$

Some help obtained from the wiki page on the pdp-8

4

- i. No changes in registers or data memory.
- ii. Data memory at "0107" changes from "02" to "1B"

- iii. Register x changes from "0106" to "0107" and Data memory "0107" is changed to "07". "0106" is left unchanged because x was pre-decremented.
- iv. Register R1 changes from "05" to "00"
- v. Y is changed to 00fa, because R29:R28 corresponds to Y, which is 102. $(102)_{\text{base16}} - (8)_{\text{base16}} = (\text{fa})_{\text{base16}}$
- vi. Register 26 refers to the lower value of x which is "06". Sbr performs a logical or with a constant the result is placed back in register 26. So Register 26 changes to "01". X becomes "0101"