#### H.W#4

**Solutions:** 

### **Question 1)**

a) The microoperation for the CPI Rd,K instruction.

EX: Rd - K

b) The microoperations and the RAL output.

Control Signals	IF	CPI EX
MJ	00	XX
MK	0	Х
ML	0	X
IR_en	1	X
PC_en	1	0
PCh_en	0	0
PCl_en	0	0
NPC_en	1	X

SP_en	0	0
DEMUX	X	X
MA	X	0
МВ	X	x
ALU_f	xxxx	0010
MC	xx	XX
RF_wA	0	0
RF_wB	0	0
MD	X	X
ME	X	X
DM_r	X	X
DM_w	0	0
MF	X	X
MG	 X	х
Adder_f	xx	xx
Inc_Dec	х	x

МН	X	X
MI	X	X

RAL Output	СРІ
	EX
wA	x
wB	x
rA	Rd
rB	x

Explanation: firs of all, the content of Rd is read from the Register File by providing the register identifier Rd to rA. At the same time, the constant K from the instruction (is routed through MUXA by setting it to 0. The ALU then performs a subtract operation (ALU\_f = 0010), which then sets the appropriate condition flags (e.g., C, Z, N, and S flags in SREG). All other control signals can be don't cares except DM\_w, RF\_wA, and RF\_wB, which need to be set to 0's so that the memory and the register file are not updated, and PC\_en (as well as PCh\_en and PCl\_en) and SP\_en are set to 0's to prevent PC and SP from being overwritten.

### **Question 2)**

a) 1) DMAR  $\leftarrow$  Yh:YL, Yh:Yl  $\leftarrow$  Yh:Yl + 1 2) Rd  $\leftarrow$  M[DMAR]

b)

Control		LD Ro	i, Y+
Signals	IF	EX1	EX2
MJ	0	xx	xx
MK	0	х	х
ML	0	x	х
IR_en	1	0	х
PC_en	1	0	0
PCh_en	0	0	0
PCl_en	0	0	0
NPC_en	1	x	x
SP_en	0	0	0
DEMUX	x	x	x
MA	х	x	х
MB	x	x	1
ALU_f	xxxx	xxxx	xxxx
MC	xx	01	01
RF_wA	0	1	0
RF_wB	0	1	1
MD	x	x	x
ME	x	x	1
DM_r	x	x	1
DM_w	0	0	0
MF	x	x	x
MG	X	1	х
Adder_f	XX	01	xx
Inc_Dec	х	x	x
MH	X	0	х
MI	X	х	X

RAL Output	LD Rd, Y+		
	EX1	EX2	
wA	Yh	X	
wB	Yl	Rd	
rA	Yh	X	

#### **Explanation:**

- 1) first of all ,the contents of Yh and Yl are read from the Register File by providing Yh and Yl to rA and rB, respectively. Yh:Yl or Y is routed to DMAR by setting MH to 0. Y is incremented by one by the Address Adder by setting Adder\_f to 01, and then latched onto YH and YL (via MUXC) by setting both RF\_wA and RF\_wB to 1s and providing Yh and Yl to wA and wB, respectively. All other control signals can be don't cares except DM\_w, which needs to be set to 0 so that the memory is overwritten, and IR\_en, PC\_en, and SP\_en, which are all set to 0's to prevent IR, PC, and SP, respectively, from being overwritten. The RAL output for rA and rB are set to Yh and Yl, respectively, so that the upper and lower bytes of Y can be read from the register file.
- 2) The content of DMAR is routed through MUXE and used to fetch the operand from Data Memory. The fetched operand is routed through MUXB and MUXC to the inB of the register file and written by setting RF\_wB to 1. PC\_en and SP\_en, need to be set to 0 to prevent the PC register and the SP register, respectively, from being overwritten. The RAL output for wA has to be set to Rd because the loaded value from memory has to be written to the destination register.

#### **Question 3)**

- a) 1)  $M[SP] \leftarrow RAR1, SP \leftarrow SP-1$ 
  - 2) M[SP]←RARh,SP←SP-1,PC←NPC+sek

b)

Control	IF	RCALL		
Signals		EX1	EX2	
MJ	0	Х	1	
MK	0	X	X	
ML	0	x	X	
IR_en	1	0	X	
PC_en	1	X	1	
PCh_en	0	0	0	
PCl_en	0	0	0	
NPC_en	1	0	X	
SP_en	0	1	1	
DEMUX	Х	X	х	
MA	x	X	X	
MB	X	x	x	
ALU_f	xxxx	xxxx	xxxx	
MC	xx	01	01	

RF_wA	0	0	0
RF_wB	0	0	0
MD	X	0	0
ME	X	0	0
DM_r	X	0	0
DM_w	0	1	1
MF	. X	X	0
MG	X	X	0
Adder_f	xx	XX	00
Inc_Dec	X	1	1
МН	X	х	х
MI	X	0	1

RAL Output	RCALL			
	EX1	EX2		
wA	X	X		
wB	X	X		
rA	X	x		
rB	X	X		

# **Question 4)**

a) 1) 
$$SP \leftarrow SP + 1$$

2) 
$$PCh \leftarrow M[SP], SP \leftarrow SP+1$$

$$3) \, PCl \leftarrow M[SP]$$

b)

Control		RET		
Signals	ÎF	EX1	EX2	EX3
MJ	0	X	X	X
MK	0	X	X	х
ML	0	X	х	х

IR_en	1		0		0		X	
PC_en	1		0		0		0	
PCh_en	0		0		1		0	
PCl_en	0		0		0		1	
NPC_en	1		X		x		X	
SP_en	0		1		1		0	
DEMUX	X		X		1		0	
MA	X		X		X		X	
MB	X		X		x		x	
ALU_f	XX	XX	XXXX		xxxx		xxxx	
MC	XX		XX		xx		XX	
RF_wA	0		0		0		0	
RF_wB	0		0		0		0	
MD	Х		X		X		X	
ME	X		X		0		0	
DM_r		X		X	•	1		1
DM_w				0				0

	0		0	
MF	X	X	X	Х
MG	X	x	x	X
Adder_f	XX	xx	xx	XX
Inc_Dec	X	0	0	x
МН	X	X	X	X
MI	X	Х	X	Х

# Output EX1 EX2 EX3

wA	X	X	X
wB	X	X	X
rA	X	X	X
rB	X	X	X

#### **Explanation:**

- 1) first of all, the content of SP is routed to the increment and decrement unit, and incremented by setting Inc\_Dec to zero. The incremented SP is then relatched onto SP by setting SP\_en to one. For the other control signals can be "don't cares" except RF\_wA/RF\_wB, DM\_w, IR\_en, and PC\_en, also PCh\_en and PCl\_en, which all need to be set to 0's to prevent the register file, Data Memory, IR, and PC being overwritten with unwanted values
- 2) The content of SP is routed to the increment and decrement unit, which means it incremented by setting Inc\_Dec to zero. The incremented SP is then relatched onto SP by setting SP\_en to one. At the same time, the Data Memory location pointed to by SP, which it has the higher byte of the return address, is read by providing SP as an address to the Data Memory by setting ME to zero and DM\_r to one . For the read value, it will routed to DEMUX to the upper byte of PC, PCh by setting DEMUX to one and PCh\_en to one. And all other control signals can be don't cares except DM\_w, IR\_en, and PC\_en, which all need to be set to 0's to prevent the Data Memory, IR, and PC being overwritten with unwanted values
- 3) The Data Memory location pointed to by SP, M(SP), which is the lower byte of the return address, is read by providing SP as an address to the Data Memory by setting ME to 0 and DM\_r to 1. The read value is then routed to DEMUX to the lower byte of PC, PCl, by setting DEMUX to 0 and PCl\_en to 1. DM\_w and PC\_en, need to be set to 0's to prevent the Data Memory and PC being overwritten with unwanted values. Note that IR\_en can be "don't care" since this is the last execute cycle and IR register will be overwritten in the Fetch cycle.