

Just to mention, the zero filled is not used in the lab, but it is still in my code, so I still put it in the architecture diagram.

Finished part:

I finished the design of ADD, SUB, AND, OR, NOR, SLT, SLL, SRL, ADDI instructions by designing the adder to add 4, the decoder, the ALU control, the 2-1 MUX, the 4-1 MUX (only 3 input), the sign extension module, and wire all the module mentioned above in "Simple_Single_CPU.v".

Problems you met and solutions:

I used the ALU given by TAs and I set the operation AND to be 00 and operation OR to be 01, which is not the same as the design in ALU_1bit.v, it took me some time to find the design mismatch and modify the ALU_1bit.v.

Summary:

I utilized the ALU in Lab2 to implement a simple single cycle CPU (without a few functions). After finishing this Lab, I now have some elementary knowledges of CPU.