# HW#1 Real-time Analysis of a HW-SW Platform




Chun-Jen Tsai NYCU 9/20/2024

#### Homework Goal


- ☐ In this homework, you will add profiling hardware to the Aquila core to analyze the program execution behavior
  - Learn how to profile a program on the real platform
  - Use the Xilinx Integrated Logic Analyzer (ILA) for debugging
  - The CoreMark benchmark program is used here
- □ Deadline: 10/07, 17:00
  - Upload your source code and a two-page report to E3
    - Only PDF file is allowed for report submission.
  - The TAs will set up a schedule for you to demo your code

### Synthesis-Execution Flow


- ☐ To run the HW-SW system on an FPGA, you must follow the steps:
  - Generate the HW bit file
  - 2. Power on the Arty board
  - 3. Use a terminal program to connect to the FPGA via UART
  - 4. Program the FPGA
  - 5. Send an ELF program to the FPGA via UART
  - 6. Wait for the program to execute and print results



# Synthesize the Aquila SoC




# Program The FPGA



### Select the Bit File for Programming

- □ The FPGA bit file, soc\_top.bit, is located under aquila\_mpd/aquila\_mpd.runs/impl\_1/ after circuit implementation
- □ After clicking the "Program device" hyperlink, a file browser will pop-up to let you to load the bit file:




# Terminal Settings (1/2)

- □ You can use the TeraTerm<sup>†</sup> on Windows, or GTKTerm on Linux as an I/O terminal of the Aquila SoC in FPGA
  - Please do not use "minicom" on Linux!
- □ To connect the terminal program to Aquila, you must set the right COM port and UART parameters:

For Windows, check the device manager:






# Terminal Settings (2/2)


□ For Linux, use "sudo dmesg" to see the Arty devices:

```
[2064339.294090] usb 1-7: Product: Digilent USB Device
[2064339.294091] usb 1-7: Manufacturer: Digilent
[2064339.294092] usb 1-7: SerialNumber: 210319A8C7F1
[2064339.297789] ftdi_sio 1-7:1.0: FTDI USB Serial Device converter detected
[2064339.297801] usb 1-7: Detected FT2232H
[2064339.297928] usb 1-7: FTDI USB Serial Device converter now attached to ttyUSB0
[2064339.299920] ftdi_sio 1-7:1.1: FTDI USB Serial Device converter detected
[2064339.299928] usb 1-7: Detected FT2232H
[2064339.300026] usb 1-7: FTDI USB Serial Device converter now attached to ttyUSB1
```

□ GTKTerm configuration:




Arty serial port device.



### Running an Executable on the FPGA


 Once the FPGA is programmed, a message is shown on the terminal program, waiting for an ELF file to be send to the Aquila SoC for execution:



□ Under Linux, you can send an ELF file to FPGA with the shell command: \$cat dhry.elf > /dev/ttyUSB1

# Sending a \*.elf to FPGA (Windows)

□ For Windows (TeraTerm), use the "Send file" menu:




### **Dhrystone Result**

- □ Send dhry.elf to Aquila and you should see:
  - Note: the actual DMIPS number depends on how well you optimize the elibc/string.c functions in HW#0

```
COM21:115200baud - Tera Term VT
                                                                        File Edit Setup Control Window Help
 Str Comp:
                    DHRYSTONE PROGRAM, SOME STRING
       should be: DHRYSTONE PROGRAM, SOME STRING
Int 1 Loc:
       should be: 5
Int 2 Loc:
       should be:
Int 3 Loc:
       should be: 7
Enum Loc:
       should be: 1
                 DHRYSTONE PROGRAM, 1'ST STRING
Str 1 Loc:
       should be: DHRYSTONE PROGRAM, 1'ST STRING
Str 2 Loc: DHRYSTONE PROGRAM, 2'ND STRING
       should be: DHRYSTONE PROGRAM, 2'ND STRING
            0.01 seconds.
Microseconds for one run through Dhrystone: 11.666000
Dhrystones per Second:
                                           85719.2
VAX MIPS:
DMIPS/Mhz:
Program exit with a status code 0
Press <reset> on the FPGA board to reboot the cpu ...
```

### Analyze Aquila Execution on FPGA

- □ To analyze the behavior of the Aquila SoC running a program on the real FPGA board, you can use the Integrated Logic Analyzer (ILA)
- □ Real-time ILA circuit probing steps:
  - Embed signal probes into your circuit (the Aquila SoC here)
  - Set a trigger condition to capture signal traces to on-chip RAM
  - Perform a post-mortem analysis on a PC afterwards
- □ A tutorial on using the ILA is in the Appendix (page 29-).



#### CoreMark

□ For this homework, we will use CoreMark as the target application:

```
COM9:115200baud - Tera Term VT
File Edit Setup Control Window Help
Program entry point at 0x33C4, size = 0x7B28.
coremark initializing ... executing, wait about 10 seconds ...
2K performance run parameters for coremark.
CoreMark Size : 666
Total ticks
               : 13034107
Total time (secs): 13.0000034107
Iterations/Sec : 84.393967
Iterations
               : 1100
Compiler version : GCC10.2.0
Compiler flags : -O2 -DITERATIONS=0 -DUSE CLOCK=1
Memory location : HEAP
seedcrc
               : 0x0000e9f5
[0]crclist
               : 0x0000e714
[0]crcmatrix : 0x00001fd7
[0]crcstate
               : 0x00008e3a
               : 0x000033ff
Correct operation validated. See README.md for run and reporting rules.
CoreMark 1.0 : 84.393967 / GCC10.2.0 -02 -DITERATIONS=0 -DUSE CLOCK=1 / HEAP
Program exit with a status code 0
Press <reset> on the FPGA board to reboot the cpu ...
```

### Profiling a Program for Optimization

- □ Often, 80% of the program execution time resides in 20% of the code → how do you find the hotspots?
- □ An easy way is to use a software profiler to do:
  - Sampling-based hot spot analysis
    - Insert a timer interrupt service routine (ISR) into your program
    - Interrupt the processor at a fixed frequency, say, 100 Hz, and the ISR collects samples of the PC during execution
    - The PC samples are used to estimate the time spent in a function
  - Counter-based call analysis
    - Insert counter code into every function
    - Record the caller and calling frequency

### Example: Profiling on PC

□ In Linux, GCC can be used to profile a program:

```
$ gcc -02 -pg my_prog.c -o my_prof
$ ./my_prog
$ gprof ./my_prog gmon.out > profile.txt
```

- A program compiled with the -pg flag will have profiling code inserted into the program
- When executed, the profiling code will collect the runtime information and store it to the binary file gmon.out
- The command gprof can convert gmon.out to a text file
- Note that if you use WSL, only WSL 2.0 works. For WSL 1.0, gprof only provide call analysis, not hotspot analysis
  - Check your WSL version using dos command: ₩SL -1 -v

#### The Profile of CoreMark

☐ Under Linux with gcc 11.4.0, profile.txt looks like:

```
Flat profile:
Each sample counts as 0.01 seconds.
% cumulative self self
                              total
time seconds seconds calls s/call name
26.88 2.29 2.29 105288660 0.00 0.00 core list find
Call graph (explanation follows)
granularity: each sample hit covers 4 byte(s) for 0.12% of 8.52 seconds
index % time self children called
                                 name
                                    <spontaneous>
  100.0 0.00 8.52
0.00 8.52 6/6
0.00 0.00 1/1
[1]
                                 main [1]
                                    iterate [2]
                         1/1
                                  core list init [23]
```

☐ You can use gprof2dot.py + graphviz, to draw a call-graph from profile.txt:

```
$ gprof2dot.py profile.txt | dot -Tsvg -o coremark.svg
```



□ Top 5 hotspots of CoreMark:


■ core\_list\_find() 26.88%

■ core\_list\_reverse() 23.71%

core\_state\_transition() 10.33%

■ matrix\_mul\_matrix\_bitextract() 10.33%

■ crcu8() 7.28%



100.00%

# Some Comments on using Gprof

- □ The result of gprof profiling depends on the gcc version and the processor you use
  - The true top-five hotspots for Aquila SoC may not be the same as the ones shown in the previous slide
- ☐ GCC tends to replace a small function by an inline function, which will mislead the profiling results
  - If a function is inlined, all calls to the function will be replaced by the direct insertion of the function into the caller
  - The GCC compiler flag -fno-inline-small-functions is used in the Makefile to avoid inlining


#### Limitations of Software Profiler

- May not be available on the target platform
  - You need GCC+Glibc+Linux
  - We use GCC+elibc, which has no built-in profiling facility
- ☐ Timer interrupts can be obtrusive to the program, especially when the program has its own ISR
  - Storing profiling data in main memory can also be expensive
- □ Recursive functions cannot be profiled properly
  - Need better granularity
- Cannot differentiate between computations and memory/device accesses

# Profiling Using CPU Hardware

- □ Since we can modify the hardware of the CPU, can we design a CPU that automatically profile a program during execution?
- □ To count the execution cycles of a function, we can design a hardware counter that ticks whenever the PC is in a function
  - The starting address and the length of a function is in the \*.map file from the compiler
  - We can further analyze the ratio of computation versus memory cycles that for a particular function
    - Note: you must take into account the stall cycles

# Block Diagram of a CPU with Profiler



#### How to Show the Counter Values

- ☐ There are two ways to show the counter registers values of the profiler:
  - Use ILA to capture the register values when the PC return from main() to crt() in the Coremark program.
  - Design a memory-mapped I/O (MMIO) interface to wrap around the counter registers of the profiler.

You can refer to the interface design of clint.v for the example of a circuit block that has MMIO interface.


- □ For this homework, you can simply use the first method!
  - The second method will be required for HW#5.

#### Your Homework

- Add HW code to Aquila such that it can collect the runtime profiling data for the top-five hotspots
  - You should also count the total CPU cycles and compute the CPU ratio of each function
  - You should calculate the ratio of computation versus memory cycles for each function
    - The cycles used to execute load/store instructions, including data memory stall cycles, are memory cycles
- □ Write a 2-page double-column PDF report<sup>†</sup>:
  - Discuss what you have done to collect runtime statistics
  - Discuss what you have learned from the profiled data?


# Comments on Report Grading

- □ Your report will be graded using the following points:
  - Organization and writing style (25%)
  - The design of your profiling mechanism (25%)
  - Discussions on the profiling results (30%)
    - Comparison of the result to that on a PC
    - What you can say about the computation vs. memory cycles?
    - What you can say about the stall cycles?
  - Discussions on how to improve Aquila (20%)




# Real-Time Probing Using Vivado

- □ Full-system simulations for complex logic and software behaviors would take too much time; and real devices are difficult to simulate
- □ In the good old days, for real-time debugging of a digital circuit, we use a logic analyzer for the job



# Vivado Integrated Logic Analyzer

□ Vivado Integrated Logic Analyzer (ILA) is an IP that can be integrated into the hardware platform so that some signals in the user IP's can be intercepted and saved in a trace file for analysis



### Debug Your Circuit in Real-Time

- □ To debug your logic in real-time, you must "mark" the signals for debugging with one of the three methods:
  - Using the "synthesis attribute" syntax in Verilog-2001
  - Using the Vivado GUI IDE
  - Using the TCL command console (we don't use TCL here)
- ☐ After marking the signals, you must set up the debug wizard so that ILA can capture the signals at runtime
- □ Do not mark the system clock. The waveform viewer has tick markers.

# Mark Debug Signals Using Verilog

□ In Verilog-2001, you can set the synthesis attributes of a signal, for example:


```
(* mark_debug = "true" *) wire my_signal
```

This will turn on the "debug" attribute of my\_signal.

- ☐ In Vivado, if your logic has signals with the debug attribute enabled, then:
  - The signals will not be "optimized-out" by the logic synthesizer, unless the signal is void
  - Vivado will insert an ILA IP into the synthesized design to monitor and capture these signals at runtime


# Mark Debug Signals Using GUI

□ To debug a circuit, open the synthesized design:




# Set Up the Debug Wizard

□ Open the "Set Up Debug" wizard:




### Double-Check Nets to Be Debugged

- ☐ You can add any missing signals in this dialog box
  - Some signals in your Verilog code may be optimized out!




### **Modify Trigger Options**

☐ You can check both the "Capture control" and the "Advanced trigger" boxes



# Save the New Debug Constraints




### Program the FPGA for ILA

- □ After generating the bit file, we can program the FPGA
- □ Once you hit the "program device" menu item, you will see that an extra ILA configuration file is selected:




# The Hardware Manager with ILA View




# Setting a Trigger

- □ A trigger is a signal condition that tells the ILA to begin capturing waveforms
- □ Set the trigger condition
  - The instruction address is code\_addr\_o[31:0] in core top.v
  - If the main() is at 0x1088, we trigger the ILA when code addr o[16:2] equals 0x422.




# Capturing the Signals

□ Now, you can activate the ILA, then send a program from the UART to FPGA to capture the waveform



### Analyze the Captured Waveform



# Store a Trigger Value in Registers

- □ In ILA, you can see waveforms of registers easily, but not so easy to check C variables
- □ You can use inline assembly code to store a C variable into a CPU register so the ILA can display its value:
  - Can be used to set a trigger point!
  - Note, the local variable is assumed to be stored in a register

```
int var1 = 123;

void main()
{
   int var2 = 456;

   /* Save a global variable to register t1 */
   asm volatile ("lui t0, %hi(var1)");
   asm volatile ("lw t1, %lo(var1)(t0)");

   /* Save a local variable to register t1 */
   asm volatile ("addi t1, %1, 0" : "=r"(var2) : "r"(var2));
}
```