# **DSD Final Project Scores**

#### 1. BrPred

(1) Total execution cycles of given I\_mem\_BrPred: 484 截圖:

(2) Total execution cycles of given I\_mem\_hasHazard: 2307 截圖:

(3) Clock cycle for post-syn simulation (cycle in testbench, not cycle in sdc): 2.65(ns)

# 2. Compressed instructions

(1) Total Simulation Time of given I\_mem\_compression: 1455.01(ns) 截圖:

(2) Clock cycle for post-syn simulation (cycle in testbench, not cycle in sdc): 2.65(ns)

## 3. Multiplication instructions

(1) Total Simulation Time of given Mul/I\_mem: 1207.63(ns)

截圖:

(2) Clock cycle for post-syn simulation (cycle in testbench, not cycle in sdc): 2.65(ns)

## 4. Q sort & Conv

(1) Area: 491680.762215(um<sup>2</sup>)

截圖:

```
Total cell area: 491680.762215
Total area: 4938710.000130
```

(2) Total Simulation Time of Q\_Sort: 270870.45(ns) (either using compressed or uncompressed instructions)

截圖:

(3) Total Simulation Time of Conv: 42419.01(ns) (either using compressed or uncompressed instructions) 截圖:

- (3) Area\*Total Simulation Time Q\_Sort\*Total Simulation Time of Conv: 5.6495e15 (um<sup>2</sup> \* ns<sup>2</sup>)
- (4) Clock cycle for post-syn simulation (cycle in testbench, not cycle in sdc): 2.65(ns)