

Branch: if $\$Branch?$ is true, $state \leftarrow SKIP$; Calculate the new PC write to Fetcher.
 otherwise, issue. and issue.



JAL: Calculate the new PC, write to Fetcher, write to ROB

Issue failure: write $PC + 4$ to Fetcher, go to "issue previous" state

JALR: View as ADD, go to "wait for JALR state"


↳ special case: Ret, and x1 is ready \rightarrow View as J, go to "skip 1 cycle" state

Fetch		Decode
x	\swarrow Cmd 1	Skip
$x+4$	\swarrow Cmd 2	Cmd 1 ✓
$x+8$	\swarrow Cmd 3	Cmd 2 ✓
$x+12$	\swarrow Cmd 4 ^{pause}	Cmd 3 ✗
$x+12$	\swarrow Cmd 4	Cmd 3 ✓
$x+16$	\swarrow B1nB	Cmd 4 ✓
$x+20$	\swarrow B2, B	B1 ✓
$x+24$	\swarrow seth $PC=y$	B2 ✓
y	\swarrow Cmd 5	Skip




From Decoder: [Line]
↓

From CDB: #id, result $\times 2$
#id=7 → nothing
↓






To Decoder: Full?


To ALU: [OP, V_j , V_k , Dest]



From Mem: Recv




If Recv is received, remove Q_k that equals Lst issue.



From RoB: [We, No., id, Value]

Write and erase the id if it's equal to ...

From Decoder: [We set id]



From Decoder:
↓ [we, line, pos]

CDB (ALU & Mem) BCU

BLU

~~Just Flushed~~

