# CSED211: Introduction to Computer SW Architecture

Lecture 11: Cache Memories

Jong Kim

Pohang Univ. of Sci. & Tech. Dept. of Comp. Sci. & Eng.



Most slides are taken from author's lecture slides.

#### 수업시간 질문 링크:

 $\underline{https://docs.google.com/spreadsheets/d/1cZwTbX6Uu3jsWa4mMiMmNwwmQDp\_4OPMQh1IO7b41mE/edit?usp=sharing}$ 

#### Today


- Cache memory organization and operation
- Performance impact of caches
  - The memory mountain
  - Rearranging loops to improve spatial locality
  - Using blocking to improve temporal locality

## Recall: Locality

• Principle of Locality: Programs tend to use data and instructions with addresses near or equal to those they have used recently


#### • Temporal locality:


 Recently referenced items are likely to be referenced again in the near future




#### Spatial locality:

Items with nearby addresses tend
 to be referenced close together in time







## Recall: General Cache Concepts



# General Cache Concepts: Hit



## General Cache Concepts: Miss



# Recall: General Caching Concepts: 3 Types of Cache Misses

#### Cold (compulsory) miss

 Cold misses occur because the cache starts empty and this is the first reference to the block.

#### Capacity miss


 Occurs when the set of active cache blocks (working set) is larger than the cache.

#### Conflict miss


- Most caches limit blocks at level k+1 to a small subset (sometimes a singleton) of the block positions at level k.
  - E.g. Block i at level k+1 must be placed in block (i mod 4) at level k.
- Conflict misses occur when the level k cache is large enough, but multiple data objects all map to the same level k block.
  - E.g. Referencing blocks 0, 8, 0, 8, 0, 8, ... would miss every time.

#### Cache Memories

- Cache memories are small, fast SRAM-based memories managed automatically in hardware.
  - Hold frequently accessed blocks of main memory
- CPU looks first for data in caches (e.g., L1, L2, and L3), then in main memory.
- Typical system structure:



# Recall: Modern CPU Design




#### How it Really Looks Like

#### Desktop PC



Source: Dell






Source: PC Magazine




Source: techreport.com



Source: Dell

Source: Dell

# What it Really Looks Like (Cont.)




Intel Sandy Bridge **Processor Die** 


L1: 32KB Instruction + 32KB Data

L2: 256KB

L3: 3-20MB

# General Cache Organization (S, E, B)






## Example: Direct Mapped Cache (E = 1)

Direct mapped: One line per set


Assume: cache block size 8 bytes



## Example: Direct Mapped Cache (E = 1)

Direct mapped: One line per set


Assume: cache block size 8 bytes



## Example: Direct Mapped Cache (E = 1)

Direct mapped: One line per set

Assume: cache block size 8 bytes



No match: old line is evicted and replaced

# Direct-Mapped Cache Simulation

t=1	s=2	b=1
Х	XX	Х

M=16 byte addresses, B=2 bytes/block, S=4 sets, E=1 Blocks/set


Address trace (reads, one byte per read):

	0	[0 <u>00</u> 0 <sub>2</sub> ],	miss
	1	[0 <u>00</u> 1 <sub>2</sub> ],	hit
	7	[0 <u>11</u> 1 <sub>2</sub> ],	miss
	8	[1 <u>00</u> 0 <sub>2</sub> ],	miss
	0	[0 <u>00</u> 0 <sub>2</sub> ]	miss
V	Tag	Block	

		148	DIOCK
Set 0	1	0	M[0-1]
Set 1			
Set 2			
Set 3	1	0	M[6-7]


# E-way Set Associative Cache (Here: E = 2)

E = 2: Two lines per set



# E-way Set Associative Cache (Here: E = 2)

E = 2: Two lines per set



# E-way Set Associative Cache (Here: E = 2)

E = 2: Two lines per set Assume: cache block size 8 bytes Address of short int: t bits 0...01 100 compare both valid? + match: yes = hit tag 6 block offset short int (2 Bytes) is here

#### No match:

One line in set is selected for eviction and replacement Replacement policies: random, least recently used (LRU), ...

# 2-Way Set Associative Cache Simulation

t=2	s=1	b=1
XX	Х	х

M=16 byte addresses, B=2 bytes/block, S=2 sets, E=2 blocks/set

Address trace (reads, one byte per read):

0	[00 <u>0</u> 0 <sub>2</sub> ],	miss
1	[00 <u>0</u> 1 <sub>2</sub> ],	hit
7	[01 <u>1</u> 1 <sub>2</sub> ],	miss
8	[10 <u>0</u> 0 <sub>2</sub> ],	miss
0	$[0000_{2}]$	hit

	V	Tag	Block
Set 0	1	00	M[0-1]
	1	10	M[8-9]


Set 1	1	01	M[6-7]
Jet I	0		

#### What about writes?

- Multiple copies of data exist:
  - L1, L2, Main Memory, Disk
- What to do on a write-hit?
  - Write-through (write immediately to memory)
  - Write-back (defer write to memory until replacement of line)
    - Need a dirty bit (line different from memory or not)
- What to do on a write-miss?
  - Write-allocate (load into cache, update line in cache)
    - Good if more writes to the location follow
  - No-write-allocate (writes immediately to memory)
- Typical
  - Write-through + No-write-allocate
  - Write-back + Write-allocate


# Why Index Using Middle Bits?

Direct mapped: One line per set Assume: cache block size 8 bytes Standard Method: Middle bit indexing Address of int: 5 tag t bits 0...01 100 5 3 6 tag find set  $S = 2^{s}$  sets 3 5 6 tag Alternative Method: High bit indexing Address of int: 1...11 t bits 100 3 5 6 tag find set



#### Middle Bit Indexing


- Addresses of form TTSSBB
  - **TT** Tag bits
  - SS Set index bits
  - **BB** Offset bits
- Makes good use of spatial locality



		0000xx
		0001xx
		0010xx
		0011xx
		0100xx
		0101xx
		0110xx
		0111xx
		1000xx
		1001xx
		1010xx
		1011xx
		1100xx
		1101xx
		1110xx
		1111xx
	CSED21	1-2019 27




- Addresses of form SSTTBB
  - Set index bits
  - **TT** Tag bits
  - **BB** Offset bits
- Program with high spatial locality would generate lots of conflicts



		0000xx
		0001xx
		0010xx
		0011xx
		0100xx
		0101xx
		0110xx
		0111xx
		1000xx
		1001xx
		1010xx
		1011xx
		1100xx
		1101xx
		1110xx
		1111xx
	CSED21	1-2019 28

# Intel Core i7 Cache Hierarchy

#### Processor package



L1 i-cache and d-cache:

32 KB, 8-way,

Access: 4 cycles

L2 unified cache:

256 KB, 8-way,

Access: 11 cycles

L3 unified cache:

8 MB, 16-way,

Access: 30-40 cycles

Block size: 64 bytes for all caches.

## Example: Core i7 L1 Data Cache


32 kB 8-way set associative

64 bytes/block

47 bit address range


E = , e =

C =



He	De,	Bina
0	0	0000
0 1 2 3 4 5 6 7 8	2 3	0001
2	2	0010
3	3	0011
4	4	0100
5	4 5 6 7	0101
6	6	0110
7	7	0111
8	8	1000
9	9	1001
A	10	1010
В	11	1011
B C D	12	1100
	13	1101
E	14	1110
F	15	1111

#### Address of word:



Block offset: . bits

Set index: . bits

Tag: . bits

**Stack Address:** 


0x00007f7262a1e010

Block offset: 0x??

Set index: 0x??

Tag: 0x??

## Example: Core i7 L1 Data Cache



64 bytes/block


47 bit address range


$$B = 64$$

$$S = 64$$
,  $s = 6$ 


$$E = 8, e = 3$$

$$C = 64 \times 64 \times 8 = 32,768$$





#### **Address of word:**



Block offset: 6 bits

Set index: 6 bits

Tag: 35 bits



Block offset:  $0 \times 10$ Set index:  $0 \times 0$ 

Tag: 0x7f7262a1e

#### Cache Performance Metrics

#### Miss Rate

- Fraction of memory references not found in cache (misses / accesses)
   = 1 hit rate
- Typical numbers (in percentages):
  - 3-10% for L1
  - can be quite small (e.g., < 1%) for L2, depending on size, etc.

#### Hit Time

- Time to deliver a line in the cache to the processor
  - includes time to determine whether the line is in the cache
- Typical numbers:
  - 4 clock cycle for L1
  - 10 clock cycles for L2

#### Miss Penalty

- Additional time required because of a miss
  - typically 50-200 cycles for main memory (Trend: increasing!)

#### Lets think about those numbers

- Huge difference between a hit and a miss
  - Could be 100x, if just L1 and main memory
- Would you believe 99% hits is twice as good as 97%?
  - Consider:cache hit time of 1 cyclemiss penalty of 100 cycles
  - Average access time:

```
97% hits: 1 \text{ cycle} + 0.03 * 100 \text{ cycles} = 4 \text{ cycles}
```

99% hits: 1 cycle + 0.01 \* 100 cycles = 2 cycles

This is why "miss rate" is used instead of "hit rate"

## Writing Cache Friendly Code

- Make the common case go fast
  - Focus on the inner loops of the core functions
- Minimize the misses in the inner loops
  - Repeated references to variables are good (temporal locality)
  - Stride-1 reference patterns are good (spatial locality)

Key idea: Our qualitative notion of locality is quantified through our understanding of cache memories.

#### Today

- Cache memory organization and operation
- Performance impact of caches
  - The memory mountain
  - Rearranging loops to improve spatial locality
  - Using blocking to improve temporal locality

#### The Memory Mountain

- Read throughput (read bandwidth)
  - Number of bytes read from memory per second (MB/s)
- Memory mountain: Measured read throughput as a function of spatial and temporal locality.
  - Compact way to characterize memory system performance.

### Memory Mountain Test Function


```
long data[MAXELEMS]; /* Global array to traverse */
/* test - Iterate over first "elems" elements of
       array "data" with stride of "stride", using
       using 4x4 loop unrolling.
int test(int elems, int stride) {
  long i, sx2=stride*2, sx3=stride*3, sx4=stride*4;
  long acc0 = 0, acc1 = 0, acc2 = 0, acc3 = 0;
  long length = elems, limit = length - sx4;
  /* Combine 4 elements at a time */
  for (i = 0; i < limit; i += sx4) {
      acc0 = acc0 + data[i];
      acc1 = acc1 + data[i+stride];
      acc2 = acc2 + data[i+sx2];
      acc3 = acc3 + data[i+sx3];
  /* Finish any remaining elements */
  for (; i < length; i++) {
     acc0 = acc0 + data[i];
  return ((acc0 + acc1) + (acc2 + acc3));
```

Call test() with many combinations of elems and stride.

For each elems and stride:

- 1. Call test() once to warm up the caches.
- 2. Call test()
  again and measure
  the read
  throughput(MB/s)

## The Memory Mountain



Core i7 Haswell

2.1 GHz

#### Today

- Cache memory organization and operation
- Performance impact of caches
  - The memory mountain
  - Rearranging loops to improve spatial locality
  - Using blocking to improve temporal locality

## Matrix Multiplication Example

#### • Description:


- Multiply N x N matrices
- O(N<sup>3</sup>) total operations
- N reads per source element
- N values summed per destination
  - but may be able to hold in register

```
/* ijk */
for (i=0; i<n; i++)
for (j=0; j<n; j++) {
  sum = 0.0;
  for (k=0; k<n; k++)
    sum += a[i][k] * b[k][j];
  c[i][j] = sum;
}
```

## Miss Rate Analysis for Matrix Multiply

#### Assume:

- Line size = 32B (big enough for four 64-bit words)
- Matrix dimension (N) is very large
  - Approximate 1/N as 0.0
- Cache is not even big enough to hold multiple rows
- Analysis Method:
  - Look at access pattern of inner loop



# Layout of C Arrays in Memory (review)

- C arrays allocated in row-major order
  - each row in contiguous memory locations
- Stepping through columns in one row:

```
- for (i = 0; i < N; i++)
sum += a[0][i];
```


- accesses successive elements
- if block size (B) > 4 bytes, exploit spatial locality
  - compulsory miss rate = 4 bytes / B
- Stepping through rows in one column:

```
- for (i = 0; i < n; i++)
sum += a[i][0];
```

- accesses distant elements
- no spatial locality!
  - compulsory miss rate = 1 (i.e. 100%)

# Matrix Multiplication (ijk)

```
/* ijk */
for (i=0; i<n; i++) {
  for (j=0; j<n; j++) {
    sum = 0.0;
    for (k=0; k<n; k++)
        sum += a[i][k] * b[k][j];
    c[i][j] = sum;
  }
}</pre>
```




#### Misses per inner loop iteration:

<u>A</u>	<u>B</u>	<u>C</u>
0.25	1.0	0.0

## Matrix Multiplication (kij)

```
/* kij */
for (k=0; k<n; k++) {
  for (i=0; i<n; i++) {
    r = a[i][k];
    for (j=0; j<n; j++)
        c[i][j] += r * b[k][j];
  }
}</pre>
```




#### Misses per inner loop iteration:

<u>A</u>	<u>B</u>	<u>C</u>
0.0	0.25	0.25

# Matrix Multiplication (jki)

```
/* jki */
for (j=0; j<n; j++) {
  for (k=0; k<n; k++) {
    r = b[k][j];
    for (i=0; i<n; i++)
        c[i][j] += a[i][k] * r;
  }
}</pre>
```



#### Misses per inner loop iteration:

<u>A</u>	<u>B</u>	<u>C</u>
1.0	0.0	1.0

# Summary of Matrix Multiplication

```
for (i=0; i<n; i++) {
  for (j=0; j<n; j++) {
    sum = 0.0;
  for (k=0; k<n; k++)
    sum += a[i][k] * b[k][j];
  c[i][j] = sum;
}
}</pre>
```

```
for (k=0; k<n; k++) {
  for (i=0; i<n; i++) {
    r = a[i][k];
  for (j=0; j<n; j++)
    c[i][j] += r * b[k][j];
}</pre>
```


```
for (j=0; j<n; j++) {
  for (k=0; k<n; k++) {
    r = b[k][j];
    for (i=0; i<n; i++)
      c[i][j] += a[i][k] * r;
  }
}</pre>
```

```
ijk (& jik):
2 loads, 0 stores
misses/iter = 1.25
```

```
kij (& ikj):
2 loads, 1 store
misses/iter = 0.5
```

```
jki (& kji):
2 loads, 1 store
misses/iter = 2.0
```

## Core i7 Matrix Multiply Performance



CSED211-2019 47

#### Today

- Cache memory organization and operation
- Performance impact of caches
  - The memory mountain
  - Rearranging loops to improve spatial locality
  - Using blocking to improve temporal locality

### Example: Matrix Multiplication

```
c = (double *) calloc(sizeof(double), n*n);
/* Multiply n x n matrices a and b */
void mmm(double *a, double *b, double *c, int n) {
    int i, j, k;
    for (i = 0; i < n; i++)
        for (j = 0; j < n; j++)
             for (k = 0; k < n; k++)
            c[i*n+j] += a[i*n + k]*b[k*n + j];
                                b
C
                 a
                            *
```

# Cache Miss Analysis


#### Assume:

- Matrix elements are doubles
- Cache block = 8 doubles
- Cache size C << n (much smaller than n)</li>

#### • First iteration:

$$- n/8 + n = 9n/8$$
 misses

Afterwards in cache: (schematic)




# Cache Miss Analysis

#### • Assume:

- Matrix elements are doubles
- Cache block = 8 doubles
- Cache size C << n (much smaller than n)</li>

#### • Second iteration:

- Again: n/8 + n = 9n/8 misses



#### • Total misses:

$$-9n/8 * n^2 = (9/8) * n^3$$

n

## Blocked Matrix Multiplication

```
c = (double *) calloc(sizeof(double), n*n);
/* Multiply n x n matrices a and b */
void mmm(double *a, double *b, double *c, int n) {
    int i, j, k;
    for (i = 0; i < n; i+=B)
        for (j = 0; j < n; j+=B)
             for (k = 0; k < n; k+=B)
                  /* B x B mini matrix multiplications */
                  for (i1 = i; i1 < i+B; i++)
                      for (j1 = j; j1 < j+B; j++)
                          for (k1 = k; k1 < k+B; k++)
                               c[i1*n+j1] += a[i1*n + k1]*b[k1*n + j1];
  C
                                  b
                   а
                                                  C
```

Block size B x B

CSED211-2019 52

## Cache Miss Analysis


#### Assume:

- Cache block = 8 doubles
- Cache size C << n (much smaller than n)</p>
- Three blocks  $\blacksquare$  fit into cache:  $3B^2 < C$

#### • First (block) iteration:

- B<sup>2</sup>/8 misses for each block
- $2n/B * B^2/8 = nB/4$  (omitting matrix c)


Afterwards in cache (schematic)



n/B blocks

# Cache Miss Analysis

- Assume:
  - Cache block = 8 doubles
  - Cache size C << n (much smaller than n)</p>
  - Three blocks  $\blacksquare$  fit into cache:  $3B^2 < C$
- Second (block) iteration:
  - Same as first iteration
  - $-2n/B * B^2/8 = nB/4$




- Total misses:
  - $nB/4 * (n/B)^2 = n^3/(4B)$

### **Blocking Summary**

- No blocking:  $(9/8) * n^3$
- Blocking:  $1/(4B) * n^3$
- Suggest largest possible block size B, but limit  $3B^2 < C!$
- Reason for dramatic difference:
  - Matrix multiplication has inherent temporal locality:
    - Input data: 3n<sup>2</sup>, computation 2n<sup>3</sup>
    - Every array elements used O(n) times!
  - But program has to be written properly


### Cache Summary

- Cache memories can have significant performance impact
- You can write your programs to exploit this!
  - Focus on the inner loops, where bulk of computations and memory accesses occur.
  - Try to maximize spatial locality by reading data objects with sequentially with stride 1.
  - Try to maximize temporal locality by using a data object as often as possible once it's read from memory.



# Cache Capacity Effects from Memory Mountain

Core i7 Haswell
3.1 GHz
32 KB L1 d-cache
256 KB L2 cache
8 MB L3 cache
64 B block size




Slice through memory mountain with stride=8

Working set size (bytes)

# Cache Block Size Effects from Memory Mountain

Core i7 Haswell
2.26 GHz
32 KB L1 d-cache
256 KB L2 cache
8 MB L3 cache
64 B block size


#### Throughput for size = 128K




# Modeling Block Size Effects from Memory Mountain


Core i7 Haswell
2.26 GHz
32 KB L1 d-cache
256 KB L2 cache
8 MB L3 cache
64 B block size

#### Throughput for size = 128K



# 2008 Memory Mountain






## Matrix Multiplication (jik)

```
/* jik */
for (j=0; j<n; j++) {
  for (i=0; i<n; i++) {
    sum = 0.0;
    for (k=0; k<n; k++)
       sum += a[i][k] * b[k][j];
    c[i][j] = sum
  }
}
</pre>
matmult/mm.c
```

#### Inner loop:



#### Misses per inner loop iteration:


<u>A</u> <u>B</u> <u>C</u> 0.25 1.0 0.0

Block size = 32B (four doubles)

## Matrix Multiplication (ikj)

```
/* ikj */
for (i=0; i<n; i++) {
  for (k=0; k<n; k++) {
    r = a[i][k];
    for (j=0; j<n; j++)
        c[i][j] += r * b[k][j];
  }
}
matmult/mm.c</pre>
```

#### Inner loop:



#### Misses per inner loop iteration:


<u>A</u> <u>B</u> <u>C</u> 0.0 0.25 0.25

Block size = 32B (four doubles)

## Matrix Multiplication (kji)

```
/* kji */
for (k=0; k<n; k++) {
  for (j=0; j<n; j++) {
    r = b[k][j];
  for (i=0; i<n; i++)
    c[i][j] += a[i][k] * r;
}

matmult/mm.c</pre>
```



#### Misses per inner loop iteration:

<u>A</u> <u>B</u> <u>C</u> 1.0 0.0 1.0

Block size = 32B (four doubles)