


Generic on-package SRAM tier: capacity x delivered bandwidth -> decode step-time speedup
(red = tier slower than effective HBM; black dots = n5a design points C3/C2/C1 at the device team's 15 TB/s read-only delivered bandwidth)



Model calculation on structural traffic constants; timing = per-model two-parameter fit to measured B200 decode medians (B=1/8/32, N=2048/8192, vLLM 0.28.0). Tier = object-agnostic ideal-capacity cache (fraction C/WS of every byte served). Not a measurement of fabricated 3D SRAM.