


(a) One tier, three thermal treatments

20 W tier budget; duty 4.80% (217 μ s burst per 4.515 ms decode step)



(b) Macro-resolved 3D transient (Ansys MAPDL)

153 $\times$ 518 μ m SRAM macro, 90% of read power in its periphery, on a 349 W/die logic plane at a 100 $^{\circ}$ C junction. An independently built Icepak FEA model matches its steady state to 0.06 mK.

