


[illegible]

Discuss and answer the following questions about the SAM Register Transfer Architecture (RTA).

2. Fill in the following table with the register transfer sequences for each of the SAM instructions. Circle the active control signals in each RT action.

[illegible]



Sam Logic High Control Signal Table

Instr	Instr Fetch		Instr Exec	
	$t_1$	$t_2$	$t_3$	$t_4$
Lda	Inc Mar	Ir	Amux Mar	Dmux ACC
Add	Inc Mar	Ir	Amux Mar	ACC
Sub	Inc Mar	Ir	Amux Mar	ACC sub
Sta	Inc Mar	Ir	Amux Mar	Mst
Smp	Inc Mar	Ir	PC	
Saz	Inc Mar	Ir	PC	
Out	Inc Mar	Ir	Out	
Hlt	Inc Mar	Ir	Hlt	

Fill in Control Signal Names  
that are logic 1 in the box  
for each instr & R-state

## Control Signal Logic for SAM Control Signals

$$\checkmark P_c = t_3 \wedge (\text{Imp} \vee \text{Jaz})$$

$$\checkmark \text{Inc} = t_1$$

$$\checkmark \text{Amux} = t_3 \wedge (\text{Lda} \vee \text{Add} \vee \text{Sub} \vee \text{Sta})$$

$$\checkmark \text{Mar} = t_1 \vee (t_3 \wedge (\text{Lda} \vee \text{Add} \vee \text{Sub} \vee \text{Sta}))$$

$$\checkmark \text{Mst} = t_4 \wedge (\text{Sta})$$

$$\checkmark \text{Ir} = t_2$$

$$\checkmark \text{Dmux} = t_4 \wedge (\text{Lda})$$

$$\checkmark \text{Acc} = t_4 \wedge (\text{Add} \vee \text{Sub})$$

$$\checkmark \text{Out} = t_3 \wedge (\text{Out})$$

$$\checkmark \text{Sub} = t_4 \wedge (\text{Sub})$$

$$\text{Hit} = t_3 \wedge (\text{Hit})$$