

Scanned by TapScanner

\* Keyfeatures of LPC213X ARM7 microcontrolles:-> 16/32-bit ARM.7TDM1-5 missocontrolleg in a tiny. LQFP64 08 H-VQFN64 Package. -> 8/16/32 KB Of on-chip - Static RAM and 38/64/188/256/518 KB of on-Chip flosh program memory. 188- bit. vide interface /acceleration enables high-speed of 60 mHz operation. > In- system programming / Im-Application Programming (ISP/IAP) via on-Chip bootloader software single flash sector or full chip erase in 400 ms 8 Programing of 256 B in Ims. -> EmbeddedICE RT & Embedded Trace interfaces offer real-time debugging with the on-chip Real (monitor software and high-speed tracing of instruction execution. > one (LPCE131/38) 00 + wo (LPC2134/34, 8-channel 10-bit ADC's provide a total of upto 16 analog inputs, with conversion times as 1000 as 2.44 MS Pel Channel to single 10-61+ DAC provides vagique anoilog output (LPC 2138/34/36/38).

comtes (with four capture 8 faux compale champels each), pwm unit (six outputs) & watchdog. \* Low power Real-time Clock with independent power & dedicated. 29 KHZ Clock input. 7 Multiple sexial interface's including UART'S 1(16 C550), two Fasticby (400 Kbit(s)) SPI & SSP with by 84 eging & vasigble data length capa billities. 11.

capa billities. 11.

vecto red interrupt controller with configurable priodities & vector addresses:
addresses:
addresses:
y upto 47 5v tolegant general purpose
y upto 47 5v tolegant package. -> upto 9 edge or level sensitive external interret pins augilable. + 60 MHZ max CPO Clock available. from froggammable on-chip PLL with > on-Chip integrated oscillator operates with externall-octogstal in range 01 1MHZ to 30 MHZ 8 with external oscillators up to som Hz Pawer saving modes include. egg Prower downson.


> Individual enable / disable at perip fynctions as well as peripheral CLOCK scaling down for additional Power optimization. -> Processor ware-4P from Power-down mode vigt external
interret or BOD. -> Single power supply thip with POR & BOD CIRCUITS: \* CPU operating voltage songe 09 3.6 V to 3.6 V (3.3 + 10 /) with 5v tolerant 10 gods. Mi ospeso dijo ilita co sodise in 2001 Li 8 358 B 14 [mos 26022] 8 14 [mos 2 smooth babbadans or a salbabadas Bulletine & ofter seal-fine of generaling seth the concluse Real (movited prisest beed high speed tong exe instruction exe cution. DEHERSDAY) 0007 200 (88/1813011) 3000 0 is demict to bit ADE's provide a ept ct abreale. oudaled jubings 2 P (200) 3 P 2 9 mi) - (moi2/9/100) 1844 13 MAD 134 SHE HAVE DIG PIROV 20 bivorg 2 MJ +12-01 31 ROP. 

Scanned by TapScanner

2) man 1 (memory accelarator modyk). The memory arreladator mody, is the Key to the high instruction execution rate of LPC 213X family. The man is present in the Local bus & sits between the Flash memory and ARM7 (PU. The MAM is a compromise between the complexity of a full cache & the simplicity of allowing the processor to directly acress the Flash memory. Like cache, the MAM attempts to have next ARM instruction in its Local memory in time for cpv to execute usel code which is intelleaved between the two banks, so during sequential code execution, the code fetched from one bank into the MAM is being executed, while the next 128 bits of instructions from the second book is being perfected. The complexities of the MAM age transparent to the user & oue configured by two degisters, the timing register & the control register. There are some additions

information on the effectiveness on the MAM. The group of stastical register which can be used to measure mamis performance, are based around two camters, which record thes aircess mode to the Flash & the access mode to the MAM buffers. 1916 Mode. The APB decodes determines the relationship between processor clock and clock used by peripheral devices. This serves & purposes. First, is to Provide peripherais with desired PCLK via APB bus so that they can operate at the speed closer to the processor. In order to achieve this, APB bus may be slowed down by 0.5-2.5 times of PC4K. Becquse, the APB bus myst work properly at powerup, land its timing comit be attered if it doesn't work since the APB divides control régisters reside on the APB bus. The default setup at RESET for APB bus to RUN is at 0.25 of PCLK. The 2nd purpose is to allow power

saving when an application doesn't require any peripherals to sun at full processor rate. Be cause the APB divided is connected to the PLL output, the PLL remaining actual (if it was sunning) during idie mode. watch dog times-The pulpose of the watch-dog is to reset the microcontroller with a reasonable amount of time if it enters, the erroneaus state. When enabled, the watchdog will generate a system reset Cintellupt) it the uses program" fails to feed the watchdog timel within a prodetermined amount of timp? The Are burk son Asher soll at powered its timing conit \* 10000 J' 290b Ji ?; 69231- Fp 194 sent of two 20 bluib 279 A 914 90002 segleter ou the APB bus. THE default setup at RESET ast as to sud star orse of tak. The god purpose 3) ARM7TDMI - Processor has total 2004211377 registers 7:31 General Pyrpose 32-1674 registers. > 6 status registees. These registers are not all accessible at the same time. The processor state à opies ating mode determines which registors are available The ARM State register-set offers 16 general registers & one 082 status registers that are accessible at any one time. In Privileged modes, mode - specific banked registels become available. The Thumb State register set is a subset of the ARM-State The programmel has access to: · 8 general registers, 80-87 - state . The program counter (pd. · The stack. pointel (SP) The Link register (LR) chelent program status register Program status Régisteen one sub-state.




Scanned by TapScanner

ARM-S	tate ge	enegal re	gistels ?	f program	-countes.		
system.	Fig	SUPPRIVISOR	Abbott	OIR O	undefinal		
80	80	80.	30	80	. 20		
81	8	81	8)	81	81		
88	28	88	8.8	. 25	25		
83	83	8-3	23	23	83		
74	84	84	84	89	84		
85	. 25.	85	25	85	. 85		
76	86	86	86	26	86		
87	87	87	87	87	87		
68	08-fig	88	88	8.8	88		
89	89-919	89	891	89	89		
010	876-fiq	800	8 to	210	810		
511	TII fra	811	811	112.141.	. 211		
812	818-fia	012	312	212	215.		
813	ors-fig	813-SVC	813-abt	RB-120	Jars-and		
1 814	814-419	1014-SUC .	814-95t	814-189	1814-Und		
015 (PC)	815(PC)	815 (PC)	815 (PC)	8/5(PC)	815 (PC)		
ARM-state program status registers							
CPSR	CPSR	CPSR	CPSR	(PSR	CPSR.		
= bonked seasster.	PSR-fig	SPSR_SVC	SPSR_abt	SPSR-18-9	SPSR-478		

Thumbestate general registers & Program counter system							
15 isistes	FILA	supervisor	Abort	IRQ	und e-fined		
0000	86	86	70	26	1 86		
18	81	81	-61	210	81		
28	88	38	82	82	82'		
83	83	83	83	83	73		
84.	34	84	84	.29	84		
85	25	85	85	85	25		
86	766	90	06	26	86		
9.7	87	27	87	87	17		
SP	SP-FIN	SP-SVC	SP-abt	SP-ioa	SP-47d		
LR	LR-fig	SR-SUC	LR-916t	LR-189	LR-und		
OPIC	PC	P.C	PC	PC	PC		
F1 6	Thun	16- State	Program	registers			
CPSR	CPSR.	CPS12		CPS12	CPSR		
(19)813	SPSR-fin	SPSR-SUC	(330)	SPSR-189	Sts K-MA		
= banked register							
1000 9595	100 9292	td 10_9292	1 2 NS - 2525	17-4516	The state of the s		

\* processor contains a CPSR & 5 SPSRS for exception handless to use. The program status registes: > Hold information about most recently performed ALU opelation. -> control the enabling 8 disabl of intellupts -> set processor operating mode SPSR: saved Program status registed stores the cyclemt value of RPSR when an exception is taken so that the CPSR can be restored after handing exception. CPSRt continuous program status. registel.



**mode bits?						
1 2 bom - [4:0] (4:0]	10120de					
Statistic par	busylases					
10001	80 sufflessin					
the soft stripts of 1829	2 A BAQ 93 , 177					
: Wid 3 a 10 0 1 1 2 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3						
boundaries	Aboottal 1					
80111 299 10 blij.	und e fined					
No. 23   2000   2015	Sy Stem					
* An illegal value programmed into m[4:0] (auses the						
processor to eviter an unre coverable state if this						
occus, apply	reset.					

Scanned by TapScanner

we can clock ARM micro controller. \* one way is to use an external CIOCK with aduty cycle of 50% & in a frequency bange of-90 MHZ \* second way is by connecting external exystal oscillator by t with lower frequency range of 1-30 we can giso use on-chip PLC oscillator, but the external crok frequency should not exceed the range of 25° mHz 4 fall below PLL mechanism (LPC 213 X ARM7)= > PLL is used to generate system clock frequency between 10-25 mHz. PLL may multiply frequency to sange from 10-60 m +13 \$ 4.8 m +13 for USB if used. PLL uses frequency multiplies which can be in a. Jarge ofrom 1-32, 17 real work situation this value should not be greater than 6. due to upper limit. PLL generates allows running ARM at high speed with low frequency oscillator connected. Also, this mimises EMC emission,

as trequency is myltiplied inside ARM chip. PLL allows changing frequency dynamically. In LPC213x micro controlles, we have one PLL which provides programmy ble frequencies to cpu. ARM7 LPC213X micoocontrolle needs 2 Clocks; \* one is for its periphees. \* other is for its CPO. -> CPU works faster with higher frequencies whereas Peripherals need rower frequencies to works say and CIDCK & CPG Clock > the peliphelal Clock& external source. > AFter RESET configuration of PLL & VPB (VLB) Periphela Bus) Divider would per flost thing to do-PLLO worlf (ccrox) PHOUSER KONDIND 50 1-650LOG 170 APB Peripheral 6 9 3 3 WW D) Divides. CIOCK am 3 302 min (PCLK)

Scanned by TapScanner

y PLL ywit itself uses cco (cuesent controlled oscillator) which opelates in the range between 156-380 mHZ, so there is additional divided which keeps (co within its zange, while PLL provides desired frequency, output clock is generated by dividing cco frequency by 2,5,28016; 23 minimum dividers is 18/2/30 output PLL vill blways have a dyty cycle of 50% for suge. In 200119

The peripheral clock (PCLK) is desived from CPU Clock \* The APB divided decides the 70119 operating frequency of PCLK. The 1/p to APB divided is CCLK & Olf is PCLK, By default BPCLK runs 9t 0.25 times of CCLK. To control APB divides, we have a register. VPBDIV. The V914e 19 this register controls the generation of PCLK from CCLK.

033 53513 1-1351-1 1-100 VPB DIV: OXDO, APB bys (lock is 1/2 th of CPO Clock VPBPING 6X02, PCLK 13 /2 OF CCLK VPBDV: 0x03, Reserved: Chas no \* PLL Registees or DESCRIPTON. NAME PLLCON PLLCOntrol register. Holding registel for uploading PLL control bits PLLCFG PLL configuration register, Holding registed for updating PLL configurat values. PLLSTAT PLL Status register. Read book segister for PLL Control a configuest informet. PLL feed degister. This register enables loading of PLL control & configueats information from PLLCOHI ML CEG into shadow registers that actually PLL operation.

Scanned by TapScanner

1200bedunind ? while configuring clock & PLL. have to follow these general steps:general steps:> select desixed operating freq for your system CKLK. -> check the oscillator connected to the oscillator on-board (xTAL) -> calculate the value of PLL divided ip! such that Fcco is in the range of 156-320mHz. FCCO = CCLLIC X EXP -> worite, the PLLFEED values OXAA & OXSS. -> wait till PLL gets LOCK -> connect the PLL -> write the PLLFEED values 6 x AA \$ 6 x 55 once again this is how we can configure clock & PLL in LPC 213X ARM7 micto controlles.

we will compale multiply (mul and multiply Accymytate (MLA) to set a better understanding These instructions are executed if the condition is tode. Both of these instructions uses an 8-bit Booth's algorithm to perform integer multiplication 31 28 27 22 21 20 19 16 15 12 11 87 cond 000000 A Condition - operand. field 113 Registers Destinat Register set condition Wiebs ohno servo code. Accumulate. 0-multiply only 0 -> do mot alter 1 -> multiply & condition codes. accumulate 17 set condition codes. while the multiply from the instruction gives Rd = Rin \* Rs, Rn is figured & should be set to 'o' for compatibility with possible fature appladed to the instruction set, the multiply Accumulate gives

Rd:= Rin \* Rs. + Rn, which can save explicit ADD instruction in some circumstances. Both Horms of the instructions work on operands which may be signed or unsigned integers. The results of signed & unsigned multiply of 32-bit operands differ only in appear 32-bits/ whereas 10wer 32-bits are similar.

The destination register Romust not be the same as the operand register Rin. Ris must not bet used as an operandor as the destination register. All other register combinations will give correct results and Rd, Rn & Rs may use the same Register. while register setting the CER flags is optional & is controlled by the s-bit in the instruction. The N& Z flags are set correctly on the result. The 'c' [carry] flag is set to a meaningless value & the v (overflow)

MUL takes 1s+(MI) & MLA takes 1s+(m+1) I cycles to execute. 2-10 M CE S. s: sequential cycle, where ARM7 requests a transform totrom an address which is either the same as the address in the Precee ding cycle or is one word after the preceeding reycle. I:- Internal cycle, where ARM7 does not require a transfer, as it is performing an internal function & no useful prefetching can be performed at the \* m is the number of 8-bit mystiplier away cycles required. to complete the multiply, which is controlled by the value of the multiplies operand specified by Rs. Possible values of Rs 1: if bits [32:8] of myitiplies. operand are o's on is -> 2: if bits [32:16] of myttiplies. operand are o's/is -> 3: if bits [32:24] of multiplies operand are ous/1's

SYNTAX: - MUL {cond} {s} Rd, Rn, Rs MLA {condiffe Rd, Rn, Rs, Rin set condition Expoessions 2 character 2) condition codes is evaluatingto s present a Register mnemonica number other \* SWI :- softwale intellypt is only executed if the condition is true. 24 23 comment field [ process] The software interrupt instructs is used to enter super position mode in controlled manner. The instruction causes the software intellypt trap/ to be taken, which effects the mode change. The PC is them forced to a fixed value [0x08] & the cpsR saved in spsR-svc. If the swI vector address suitably protected from modification by the user, a fully Protected operating Systemmay beilgsconstructed. PC is saved in R4-svc upon entering the software interret

mode, with the PC adjusted to Point to the word after swi instruction "move pc, R14\_svo" will return the calling program and returns coss. Note that the link mechanism is not re-extract, so if the superposition code wishes to use software intellipts with itself, it must save a copy of return address and SPSR. The bottom-24 bits of instant are igno red by processor & may be used to communicate information to supervisor code-For instance, super visor may 100K at this field & use it to index into an allay of entry Points for routines which perform vag'ious supervisor functions. software interript instruction takes. 25+1 1 N incremental cycles N=> Non-seave-ntial cycles, where ARM7 requests a transfer to from an address which is unrelated to address used in preceeding 5=> PRRYI Previously stated.

```
SWI { cond
                   Lex Proession)
             evaluated 2. Placed
  2 charactes
                        comment field
                    [19nozed by ARM]
 6) code (for transmitting &
 #include < APC 2138- h>
# include < lost ream.h)
          "stdutis.h"
 # include
# include "systemmit.h"
  /* Macro definition*/
                           OXOOU
          SBIT_ WordLiength
          SBIT_DLAB OXOTU // DIVISOR
 # define
             // Address Latch bit.
# define
          SBIT-FIFO OXOOU 11 first in
                    1-10-10/1918st out
# define
                       oxoly
           SBIT-RXFIFO
# define
                       0X024
           SBIT_TX FIFO
           SBIT-RDR OXOOU/Receive data
# define
           SBIT_THRE OXOSU//Transmit
# define
                 "holding register empty
# define
         TXO-PINSEL O // Pin select
  define
# define RXO_PINSEL 2
```

```
char tx-data-byte, xx-data-byte;
 /* Function to transmit a char*/
 Void uatt_Txchae (char ch)
   while (4til 1s Bit cleared (VOSLR, SBIT_THRE));
1/ Wait for previous transmission
1/ to be started
   UOTHR = ch; // Load the data to
                  11 be transmitted
 /* Function to receive a chark */
 char wart Rxcharc).

{
while (util-1s Bitcleared (vost RisbIT_RDR));
   1/ wait till the data is received
   8x-data-byte = vorBRi
                                  300 30
    11 Read received data.
   return xx-data-byte;
             MOXO OFFICE OXOLL
 SELT RER OXOON PRECEDING dots
  FILT LABE OXOZNILLANDITE
 Hadwa satsibar buipton/
 TXC-PINSEL O 11 Pin Select
                                   DW1/DA
```

```
1* Function to initialize the UARTO */
    /* at specific bayed rate */
void uart_init (unit32 baydrate)
 PINSELO I= (I<< RXO_ PINSEL) 1 (I<< TXO_ PINSEL);
1/Configure PO.0/PO.1, as RXDO & TXDO
UOFCR 1= (IKSBIT_FIFO)/(IKSBIT_RXFIFO)/
         (IKSBITSTXFIFO); OODP 809-11
1/ Enable FIFO and reset RX/TX
11 FIFO buffers. In wood Length) 12 -
  (IKSBIT_DLAB);
118-bit data, 1-stop bit, No parity
11 Set DLAB (enable write operation
11 to DLM and DLL)
 UODLL = OXOO;
UODLM = 0X82 1 0 3V/9338 MI/pmi 1 11
UOLCR = 0 < SBIT_DLABinity
//clear DLAB after setting DLL, DLM for
1/ normal operation (disable write
11 operation to DLM and DLL) son
```

```
entitions of the LAPTE
 int main ()
 char al] = "\m2/8EC(0021 \m";
11" 08" for ASCII strings
civitio 1: 1/16-bits variable
   odar 2001/ (signed integer) Olive
1 Chartzinit (9600): //mitigilize the UARTO
 11908 9600 band rate (setting the
11 configuration through register
 11 values).
 i= sizeof (a): // calculate the length
             1/size of the allay.
 for (i=0, ia [i]; i++) // Transmit a
 Uart-Txchar (a [i]); // predefined sting.
                 (110 pure will by
 while (1)
  11 Finally receive a char & transmit
   it infinitely (echo chagacter)
  tx-data-byte = uast-RxCharc);
  yart-Txchar (tx-data byte);
            bro mid of woit of
```