


* The more data buses available, the better the CPU performs. * Processing power of a computer isol delated to the size of its byses.) * The more address buses available, the larger the number of devices that can be addressed. Lud 333866A * The number of locations with which a CPO cam communicate is glways egual to ex, where x is the address lines, regardless of the size of data bys. * For CPU to Process information, the data must be stored in RAM Or ROM. which are defered as primary memory. * RAM Provides information that is fixed and permanent * RAM stodes information that is not permanent and can change with time. * The CPO. gets information to be Processed first from RAM (or Rom) and if it is not there, then seeks it from a mass storage device, called secondary memory & transfels information to RAM.

RISC	CISC
1. RISC stands for set reduced instruction set computer.	i. Clsc stands for complex instauction set computer.
2. RISC PROCESSORS have instructions taking simple instructions taking about one Clock cycle. The avg CIK cycle per The avg CIK cycle per	2. CISC Processor have complex instructions that take up multiple clocks for execution. The august cycle pa instruction is in range of 2 and 15.
optimised with more software.	3. Performatice is optimised with more focus on hardwaren
4. It has no memosy unit and uses a sep unit and uses a sep hasdwage to implement instructions. 5. It has a hard-wired unit of programming.	o The instruction set
6. The instruction set is reduced i.e. it has only a few instructions in the instruction set. The instruction set instructions are very primitive. 7. The instruction set has a variety of diffinstructions at the can be instructions and the can be	instauctions that can be used for complex
	MO 0 - 6 1

RISC	CISCOLA
8. complex addressing modes are synthesized using software 9. multiple register	addressing modes.
sets are present	register set.
10. RISC processors are highly pipelined.	not pipelmed. less pipelined.
Risc lies with the compiler that executes	IN THE
the program. 12. Execution time is very less	12. Execution time is
13 code expansion can be a problem.	13. Code expansion is
14. pecoding of instructions is simple.	14. Decoding of instructions is complex.
external memosy	15.1+ sequise
for in calculations	calculations.
14 45 10 6 10 10 10 10 10 10 10 10 10 10 10 10 10	Cooppod by Top Coopp



· memosy > A micso controlles needs Program memosy 170 store programs instructions to perform defined task This memory is termed as Rome fusther-more, the microcontrolles also requires. the data memory to store the operands Idata on a temposary basics. This memory is known as RAM. The 8051 micdocontdolles is built with AKB on chip read only memosy (Rom) & 128 bytes Random Access memody (RAM) · Address Bus: A bus of the microcontroller can be defined as a group of wise which can act asa medium for the data transfer of datg. There are two buses present - In the 8051 microcontroller while we age of the the data bus, the address bus which is used to address memory Locations, i 16-bit wide, fysther more, the address by can also be used to transfer data from cpo to memory. Hence, for obvious reasons the address bus is unidivectional.

central processing unit: (CPU) * it is the heast of micoocontroller that mainy comprises of an Arithmetic logic unit (ALU) and a control unit (cu) and other important components. The cpu is the primary device in communicating with peripheral devices like memody, input & output. Arithmetic logic unit, as the name suggests, performs the Arithmetical \$ logical operations. CU or control unit is responsible for timing of the communication process between the cru and its peripherals. brogram memosy 3-The instructions of the CPU ale stoold in the program memory. it is usually implemented as Read only memory or Rom, where the program memory written in to it will be retained even when the power is down or the System is reset. modern program memory modules are generally made up of EEPROM (Electrically erasable programmable readonly memory), which is a type of non-volatile memory. In this type of memory, the data

can be exased and reprogrammed using special programming signals. when the micro controller is power on or manyally deset, the processod executes a set of instructions from a pre-defined memory laation (address) in the program memory. Data Memory :pata memory is a microcontrolla is responsible for storing values of vousiables, temposary data, intermediate other data for proper results and operation of the program. Data memory is often called RAM (Random access memory), which i a type of volatile memody. It is generally organised as registees & mc14des both special fynction registers (SFR's) & user accessible -9-3500, St. Wall memory Locations Rolling by by ochord waspail MORA33 Ao go abpri Willer - posse - 219 but white set of bill billion fill billion to salty of the salty of the out the

imput /output posts + - 8951 has four input loutput port Po, P, Pe, B - Each post is 8 bit wide & their SFR (PO, PI, Pe, P3) age bit accessable. set (rolling set or reset individual - some poorts have dyal functionalityon their pins as, bors suitos - Po 10 Pins age mystiplexed with Jemaining 8-bit databus & low'el order address bus (ADO-AD-1) which de my Itiplexed by ALE signal & latch used in external memory access ppelating and top. - PE Vo Pins are multiplexed with semaining higher order address by 5 (A8-A15) - Po & Pl can't be used as 1/0 pins in. the external memory access operation - 8951 has 2 secial communication Pins TXD & RXD used for transmitting 8 received data serially via the SBOF register, SCON SFR used to control serial opelation. · OSCIllators: - it is used to provide a clock to the 89551 which decides the speed of baud rate, we use coystals of frequence Varying 480m 4 to 30 MHz. Normally we use 11.0592 MHZ which is required for 9600 bayed rate in social communication.

- intellupts are requested by internal or external peripherals which are mask while unused. - Interryt handler soutines are called after each interrupts event occurs. - These routines are called an interript service soutine and are located in special memory 100: - INTO 8 INTI PINS used to accept external interlypts. (TOA-OOA) RICH · Timess & coyntess:-- 8951 has & timed pins To&TI. - By these times, we can generate a dear of a pasticular time in Times mode. - we can count external pulses are available as To (THO & TLO) & TI (THISTE) .e., Higher 8-bits in THO/THI Lower 8-bits in TrolThi - TMOD & TCON, degisters are used to select mode & control the times oper 9 tion. wonfield to the paster of 90010 supplyone of byzw zi fi 89521 consich decides the speed of

4). Pin configuration of 89552 microcontroller.
D D BOHOW MAGGO
(TE) P1.0 1 40 VCC (ADD) 940
1 PI 1 LZ 39 P P
PI 7 II 3
130A) (20A) (AD2) (AD2)
017 - 09 + 0 (H PO.3 (AD3)
L DAL ITUI
DCT-TO CVO
(0(D) PZ(0) (1) 0 0 3 1 F (1)
(7XI) P3.1 + 1 0 - 39 + ALE 10 DOES NOW 1
(NTI) +3- 413
1 P33 F 92 2 2026 H Son 4 O(NIS)
(To) P3.5 [15] (Tr) P3.5 [15] (WR) P3.6 [16] (WR) P3.6 [16] (WR) P8.5 (A13)
(RD) P3.7 + 17 PM27 pet 2 (A19) 600 93-
(RD) P3.7 E 17 P2.9 (A10) (A10) (RD) XTAL2 [18] (A10) 22 [178.1 (A9) (A9) (A9) (A10) (A1
X + AL! F 19: 1: 10 22 F 1 P2.0 (A8) GND F 20 21 F P2.0 (A8)
1770908
1 19 04 1000it 1516 Fid 516 9 0 21 17909
The Hose 40-stead PRIE 1000 For 21 17909
LOVINGE COM SIX DESCURE A TIL MIS
contract contition of month
1 1-1237-1- 10-11- 10-11- 10-11-11-11-11-11-11-11-11-11-11-11-11-1
talling and can be assisted

Scanned by TapScanner

Pin Description of woith oxygitmo) mig & -731106± (100) 5601100 VCC supply voltage GND GRound PORTO isa 8-birt open dogin bidirections 16 post. As an output post, each pins can sink 8.TTL inputs. When i's ale written to o port pins, the pins ran be used as high impedence inputs Porto can also be configued to be the myltiplexed 10w-08des address/data bus during access to external proglam data memory. In this mode, po has internal pullups. PORTO 9150 receives the code bytes duling Flash programming and outputs the code bytes during program verification. External pullups are required during program verification. 100 PORTI PORTI is a 8-bit bidisectional 1/0 Post with internal pullups. The post 1 output byffels can sink (source 4 TTL impats when i's age written to post, pins, they are pulled high by the internal pull-ups and can be used as inputs.

	As imputs, Post 1 Pins that are externally being used as im pulled 1000 will source cheent (112) because of internal pullups.
J	configured to be the times/counter. 2 external count input (PI. 6/TE) & the external count to trigger input (PI. 1/FEEX).
	post pin Alternate functions. Alternate functions.
ð	PI.I. times/counted 2 capture/ retx(Times/counted 2 capture/ seload triggeld direct.
	P1.5 MOSI (used in system-Programmer) P1.6 MISO
	Post 2 is a Bidio ectional 1/6 post with post 2 is a Bidio ectional 1/6 post buffers internal pull-ups. The Post 2 output buffers can sink / source four TTL imputs. When is
	all white ten ito post & pins, they all pulled high by internal pullups & can be used as inputs. As imputs, Post & pins
	that are extremely being pulled 1000 that are extremely being pulled 1000 will source chelent (1/2) because of internal pull-ups.

Post & emits the high-order address byte duing fetches, from external Program memory of during accesses to external data memory that use 16-6 addresses (moux @ DPTR). In this applicati, Post e uses strong internal Pullyps when emitting is During accesses to external data memory, that use 8-Bitt addresses (moux@R1), Port2 emits the contents of the president fynition Register. 3)37 Post 2 also receives the high-ords a daress, bits & some control signals dusing Flash programming & verificat. Post 3 is a 8-bit birdisectional 1/0 Post with internal pull-ups. The Posts output buffers can sink (source 4Th inputs. When is are written to Posts pins, they are pulled high by the interm gullyps & can be used as inputs. As imputs, post 3 pins that are externally being pulled low will south coulent (1/2) be cause of pullups Poots 3 also serves the functions 07 vagious special features of 8952° asi shown in following table PERMIN PULLEY

Al-lamato P. II
post pin Alternate function
P3.0 RXD (segial input Post)
TXD (segial output pool)
P3. INTO (external interlupt o)
0.3.2
P3.9 To (timel o external input) P3.4 To (timel o external input)
P3.4 TI (timel external input! in P3.5 TI (timel external input!
in external age.
82.0 Stoope)
Toxtemal data
P3.7 Stoobe)
DOT 1
Reset input, A high on this pin for Reset input, A high on the oscillator
Reset imput, A high while the oscillator 2 machine cycles while the device. This pin
2 machine Cycles while device. This pin is running resets the device. This pin is running resets the device periods
is running desets oscillator periods drives High for a6 oscillator periods The pisto
after the work was sett) (and
bit in spatial. In the
used to experience picoto, the
default state of bit plan enabled. RESET HIGH. Out feature is enabled.
.ALE / PROGIT
Address latch enable (ALE) is an output pulse
Address latch enable (new byte of address for Latching the low byte of address during accesses to external memory. This during accesses to external pulse imput
TO THE TOTAL PROPERTY OF THE P
(RROG) duling Flash progen ming.

In normal operation, ALE is emitte at a constant rate of 1/6th oxillar frequencyoid may be justed for exten timing or clocking purposes. Mote, howe that one ALE pulse is skipped memosissed, ALE operation an be disabled by setting bit o of the Location 8FH? wither the bit set, ALE is active only during a moux of move instauct, otherwise the Pin is. Weakly Pylled high. setting the ALE-disable bit if the microcontroller is in external odeid A fugget tosses execution mode. PSEN:Program strobe enable is the read stable to external paogram memory. 8952 is executing code from externar program memody, psEN is activated twice each machine cycle, except that & PSEN activations are skipped dusing each access to externa) data memody. to external memory. 39229000 Buille 02/10 Flash Begen Health Phillip b

EA/NPP: ·External Access enable (EA) must be strapped to GND in odder to enable the device to fetch code from external program memory locations stalting at 0000H up to FFFFH. . However, that if lock bit 1 is Programmed, EA will be intermally. 19tched on reset. EA should be strapped to Vac for internal program executions. This pin 9150 receives the 12-ust programming enable voltage (UPP) dueing flash programming. Input to the inverting oscillator amplifier à input to the internal Clock operating circuite XTAL2 5 output from the inverting OSCIllator amplifiel.

```
Let, 700


fxTAL = 7.3728 MHZ

FMCIK = FXTAL/12 = 614.4 KHZ

FTCLK = FMCIK (32 = 19200 HZ
 let, for toar recieving 8051
FATAL = 16.5888 MHZ
: fmcIK = fxtAL/18 = 1.3824 KHZ
  freek = fmc1K/32 = 43200 HZ
. Let the bayd rate = 4800 bps
: For transmitting 8051
 THI = 256-019200 = 258 (08-4)
  : Fox receving 8051
THI= 256- 43200 = 247 (00-9)

A ASSEMBY Language for toansmitting
                        ; Timel 1, mode 2 (anto-serogd)
  ORG OOGOH
  START: MOV TMOD, #20H
                         3 FOR bayd 89te-4800
       MOV THI, # 252
                         ; mode 1 (8- bit, 1 stop) RE N
       MOV SCON, # 50H
                                         enable
       MOV DPTR, #4DDD#; 1001d Pointer fox message
                   ; start Timer 1
       SETB TRI
  NEXT: CLR A A+DPTR' get the character.
```

```
JZ OVER ; if last chalacter getan
     ACALL SEND; call transfq
      INC DPTR. ; next one
                  ; stay in 100 P
      SJMP NEXT
OVER: SIMP OVER 5 stay here when finish
SEND: MOV SBUF, A : Load the data
WAIT: JNB TI, WAIT is stay here until last
                    , get ready for next chy
       CLRTI
                   ; seturn to caller
       RET
                   ; END assembly
     END
Assembly Language for received
START: MOV TMOD, #80H; Timell, mode 2 (auto relow)
ORG ODOOH
        MOV TH1, #247 ; 4800 baudrate
        MOV SCON, # 50 H i mode 1 (8-bit, 1stop). REN enable)
                    ; stalt Timel 1
        SETBTR1
 RECV: JNB RI, RECV; stay here until Last bit
        MOV A, SBUF ; togsfel data to accymylator
       CLR RI ; get ready for nxt chaj
        SJMP RECV ; Stay in 100P
END rot appliend assembly
(600198-0500) 226000, 129mit;
  > For hard back - 1800
  4 35 (note did-8) ( show ; 400 H, 1803 VOM
```



Scanned by TapScanner


How does the traffic light controller works? green light will be on indicating the vehicles can go now · A yellow light will be on when there is a switching between red, to green or green to red. · A sed light light will be on when people or vehicles ale to be stopped. micro controller design: 1. This microller &- is used for Extance controlling the traffic in X-synction (i.e., 4 way) Lane 2. This micro controller is designed in such a way that it will allow of the vehicles to go fromany one of the Lane and stopping the

Vehicles Rin offhee 3 Lanes .> Here the stop period is 64 sec .> Ready to go (yellow light) Period 2 sec & esec .> To go (green light) period Above 3 time periods is applicable for every lane. -> i.e. For exim Rane 1 green for first 20 sec & then become ready to stop for esec and gets stopped for 1641sec, 98te then ready to go for 2 sec and after then sepeats. i.e., total time cycle dis 88 sec TLI: - traffic light for Lane 1 The traffic light for Lanel TLJ: +898fic light for Lane3 Thy: & traffic light for Lane 4 This micro controlles is acsigned in 0)- 29/31/19V

	Time diagram and shows which			for each traffic of 3LED'S will be on in that				
Lases	0-20	20-22	22-42	42-44	44-64	64-66	66-86	86-88
		Y	R	R	R	18	R	1
7L2	R	7	G	Y	R	R	R	R
TL3	R	R	R	Y	6	Y	R	R
74 TL4	R	R	R	R	R	Y	G	Y

Port coffiguration for Thi

	Green LED	YellowLED	REDLED
TLI	P0.0	P 0-1	P0.2
TL2	P6.3	P0.4	P0.5
TL3	P2.0	P2.1	P2.2
TLY	P2.3	P2.4	P2.5



pelay part designion TMOD=OIH renop=01H mode 1 (16-61t) maximam défay are Timel uses the coystal as the frequency source but it trequency of crystaliss M.0592 mhz then we divide it by 12. & give it to the timel, which is 921.6 khz 698 - 1117 - 117 10001197 - 517 - 217 T = 1/650 807 of of miphripm 8 = 1/921.6 = 1.085 MS The maximum delay we can generate the delay using times o o model 'is sit wollow 216 × T = 65536 × 1.085 = 71 msec so generate delay of 20 sec NI = 20/1 = 282 => Ro= 141 Ro=2 \$0 generate delay of 5 sec No= 5/71 = 71 => NR

Assembly code ORG ODOOH " A SSEMBLY Starts 4 80M GOOOH LJMP OZOOH; Start location for main code START: CLR PO.0 10 Red TOM 4 green on FOR TLI SETB PO.2 i Red OFF for TLI SETB PO3 : Green OFF for TL2 SETB. PO.4 1 GEILOW OFF FOR TLE CLR PO.5; RED ON FOX TLE SETB. P2.0; Green OFF FOX TL3 SETIS P2.1; Yellow OFF for TL3 CLR P2.2; REd ON for TL3 SETB P2.3 3 Green OFF for TLS SETB P2.4 ; Yellow OFF for TLS CLR PR.S., Red ON for TLG LCALL DELAY20; generate a delay of 20sec SETB PO.O. Green OFF for TLI SETB PO.5; Red OFF, FOR TLE
CLR PO.1; Yellow ON FOR TLE
CLR PO.4; Yellow ON FOR TLE ICALL DELAY2 i generate a delay of evec SETB POIL YELLOW OFF FOR TLI SETB PO.43 Y.ellow OFF for TLE CLR PO.2: RED ON for TLI EN TIE CLR POIZ 3 Green ON FOX TLE LCALL DELAY201 delay of 20 sec SETB PO.3; Green off for TL2 SETB P2.2; Red off for TL3

CLR P0.4; Yellow ON for TL3

CLR P2.1; Yellow ON for TL3 LICALL DELAMS; delay of 2 sec SETB PO.4 ; YELLOW OFF FOR TLE SETB PRITIS YELLOW OFF FOR TOS CLR POSSIRED ON FORTLE CLR P2.0 is Green ON FOR TL3

```
SETTE PROTECTIONS OF FLOTONIA
                                                     31-yd High o 29mile; ones on
                                                         13 my + 80 )-2 :
                          3 ON 408 TL3
 CLR P2.1 3 Jellow ON for TL3

14T CLR P2.4 ; Jellow ON. 908 TL4
                                                TO LOUP 5 MONITOR LINER O OUGHE
                                                 LCALL DELAY2 3 delay of 2 sec
                                 908 7L3
        SETB PEI 3 Hellow OFF
                             OFF 908 TLY
     SETB P2.4 in Vellow

CLR P2.3 is Green
                                                  i Relax of warping Pacifix
                             ON 908 TL3
                                                              Malinassa bors i
                              ON 908 TLS
              DELAY20; delay of 20sec
                                   408 TL4
               P2.3 i Green off
               POLL Red OFF for TLI
      SETB
             P24 is yellow: ON for TL4
              PO.1 3 YEllow ON FOX TLI
 LCALL DELAY2; delay of 2 sec
     SIMP START ; again repeat same
                                               Process
  ORGILLOOH; start Location for DELAYLO code
  DELAY20: MON TMOD,#01; Three 0, mode 1
     MOV RI, #2 , Load degister RI with 2
  WAIT1: MOV RO,#141 - 1/2098 register RO With 141
  WAITZ: MOU TLO,0X00 ; Timel O LOW byte cont (OVERALL VALUE = 0X0000)

MOU THO,0X00 ; Timel O High byte cont

SETB TRO VOISE Start Timel O (TRO II SUN CONTROL D4 in T CON SFR)
                                               overflow flag until it solls over (TFO is bits
 CHECK: JNB TFOICHECK; monitor times 0
   CIR TFO Socient . Times o overflow flag in TOOM
    DINZ RO, WARTEN ; Decrement Ro till it is o. Jump to WAITE if not o.
ORG 1700 Hot; Start location 1908 DELAY2

DELAY2: MOD TMOD, #61: Timer o mode)

WAIT: MON TIRONOR I TO Segisted RO with 7)
  WAIT: MOU TLO,00000 3 Times o LOW byte
```

mov THO,0x00; Timel o High byte

SETB TRO; Start Timel o

LOOP: JNB TFO, Loop; monitor timel o over flag until it rolls over

LOOP: JNB TFO, Loop; monitor timel o overflow clr TFO; X clear timel o overflow flag in TCOX/

CLR TRO; X clear timel o overflow flag in TCOX/

CLR TRO; X clear timel o overflow flag in TCOX/

CLR TRO; X clear timel o overflow flag in TCOX/

Sump to walt is not o

RET; Return to main Program

RET; Return to main Program

FIND

The Assembly.

utility of my design: * 4- way Traffic lights sys was one of fascinating applications of Embedded systems. This design willing helpful in controlling real life traffic in a 4-way gialleam for each fischer SHOOS which of BLED'S will be on in that Post configuration for TLi GASECTED VEHOUSE LED LED

Scanned by TapScanner