

tc 39003 Digital Growits Lab 63 62 61 60 CP, CP2 04/11/2020 5: mode control input i) IC 7495 Vec Q 0 Q Q Q Q 1 12 Do - D3: parallel data inputs DS: social data imput 4-618 DS DO D1 D2 D3 S GND CP : serial clock (active low going edge) input shift register Parallel inputs (Mode) eg: parallel clock (active how going edge) in put with sexial and parallel synchronous 20- 23 6 parallel ontputs now multiplier is boaded into IC 7498 operating modes · When S is HIGH ("1"), CP2 is enabled. A hi-to-to (T) transition on enabled EP2 transfers parallel data from the Po-P3 inputs to the Qo-Q3 outputs (part load) · When S is LOW ("0"), EP, is enabled. A high-to-low (7) transition on enabled EP, transfeld the data from sevial input (DS) to Qo, and shifts the data from Qo to Q1, Q1 to Q2, and Q2 to Q3 11) IC 74273 - Octal positive edge triggered DFFs with
active low clear (MR) input: note that the FFs in 273 are positive edge Kriggered whereas, the FFs in 7495 are negative edge triggered. So, one can generate elk for 7495 & by way of bogic switch, and invert this signal noning one or better three inverters (to provide adequate delay) and feed the inverted clock to cP input of 74273. iii) Ic 7408 - quad 2-input NAND gates iv) use logic display (simple lamps) to read the value of the contents of the product register Ic 74273