

# Experiment on Implementing Binary-to-BCD Conversion

Assume the given binary number  $B \equiv [b_7 b_6 b_5 b_4 b_3 b_2 b_1 b_0]_2 < 100_{10}$

$[0010\ 0011]_2$

35  
BD<sub>2</sub> BD<sub>1</sub>

Procedure is:  
(initially, load original binary no. in register B, and clear counter CNT to 0)

WHILE ( $B \geq 10$ ) DO  
{  
   $B := B - 10$ ;  
   $CNT := CNT + 1$ ;  
}  
\*  $BD_2 = CNT$  and  $BD_1 = B \text{ */}$

	0010 0011 (35)
Count	1111 0110 (-10)
↓	0001 1001 (25)
↓	1111 0110 (-10)
↓	0000 1111 (15)
↓	1111 0110 (-10)
↓	0000 0101 (5)
↓	1111 0110 (-10)
↓	1111 1011 (-5)


Notes: (i) the more significant ( $BD_2$ ) BCD digit will be displayed as the final content of the up-counter  
(ii) the less significant BCD digit ( $BD_1$ ) will be available as the final content of the lower significant nibble of the 8-bit register

## Required components:

- IC 74157 (quad 2-to-1 MUX) - two are needed
- IC 7483 (4-bit adder) - two are required
- IC 74273 (octal +ve-edge triggered DFF with low clear signal)
- IC 7493 (or 7490) (4-bit up-counter)
- 7-segment LED display (common anode) - two required
- IC 7447 (BCD-to-7-segment decoder) - two required
- AND gate, logic switches, pulser


Major steps: i) load the given binary number into the register B; reset counter

ii) feed manual clock to register B and counter CNT. Note the intermediate values ('sum' output of the adder and counter state). The 'select' control input of the multiplexer should be adjusted to allow the 'fed back' sum o/p into the register B. Repeat step ii) until carry output (from adder) becomes '0'






## i) IC 74157 (quad 2-to-1 data selectors/multiplexer)



From this point onward, select control  $S=1$  to allow register B to receive the 8-bit output of the 8-bit adder.

Note: the strobe i/p  $\bar{E}$  is kept '0' throughout.

## ii) IC 7493: (mod-16) 4-bit binary counter



to use the maximum possible count length, apply the primary clock pulses to the  $\bar{CP0}$  input, while the o/p pin Q0 and the other clock i/p pin  $\bar{CP1}$  have to be externally connected by a wire. The 4-bit count value  $Q3(Q_{msb}) Q2 Q1 Q0(Q_{lsb})$  can be read via 7-segment common anode (CA)

Note that reset operation of the counter should be done only once at the beginning by connecting MR1 and MR2 together and momentarily set to '1' (HIGH). At all other times, the reset control must be kept inactive (by setting it to '0' (LOW)). One can use IC 7490 (decade or mod-10 counter) instead of IC 7493; however, the MS1 and MS2 (set to nine (1001) input) of 90 must be kept inactive by setting it to low.

## iii) IC 7483: 4-bit adder

to use two chips in cascade. The carry output signal of the more significant (4-bit) adder can be used as clock enable signal.

iv) IC 74273: octal positive edge triggered DFFs with active low clear ( $\bar{MR}$ ) input:

for this experiment, one should keep  $\bar{MR}$  inactive by connecting it to '1' (HIGH). Note that FFs in 7493 are negative edge triggered while that in 74273 are positive edge triggered. So clock signal fed to 74273 CP i/p can be inverted and fed into  $\bar{CP0}$  input of 7493/7490 counter.

## v) IC 7447: BCD to 7-segment display decoder

and common-anode 7-segment LED displays. For this experiment, we require two combinations: - one for displaying the counter contents (higher significant BCD digit  $BD2$ ) and the other for displaying the final contents of the lower significant nibble of 74273 (lower significant BCD digit  $BD1$ ).