explainment (on multiplication), down-counting is required. So keep cPV (cllifor up counting) inactive i.e HIGH and feed clock pulses in CPD (clock pulse for downcountry) while feeding multiplier value into the (down)-counter, place the value in parellel inputs (D3...D0) and make PL (parallel bood enable) LOW ("10") for some time by a logic switch (D3...D0) and make PL (parallel bood enable) LOW ("10") for some time by a logic switch Then make PL HIGH ("1") to enable progressive downting in either direction.

Then make PL HIGH ("1") inactive (LOW) for all times. ) IC 74193: synchronous 4-bit counter with dual chocks, s-afor on (e) aborsed on value of multiplier, multiplicand gets (repeatedly) added to the accumulator (product) register IC 74273. It is advisable to reset (clear) IC74273 using active for MR input once at the beginning of the experiment. During normal operation, however, keep MR (mackine), i.e. HIGH, So, keep a control (hogie) switch for MR. 8 74 273 (d) During down country, the Tel (Borrow) output which be comes low for small amount of time may be used to intribit (disable) elsell to 74193 (as well as 74273) to freeze the Tes (Borrows 1000) 0000 1111 1100 1101 contents of product register. An atternative way to generate clock enable (control) for ?193 and outputs of the counter. 273 is lat ant lit do (logical or'ing of the 2) IC 74273 - octal +ve edge triggered DFF HIM MA 3) IC 74173 - quad +ve edge triggered DFF with IF, OF, MR 4) TC 7483 - 4-bit parallel adder with Cim, Cout 5) Use LED lamps to sense values of 74273: We need to convert the binary output of product register to BCD format if we wish to view it on 7-segment LEDs.