

Eddie Edwards eedwards@doc.ic.ac.uk

http://www.doc.ic.ac.uk/~eedwards/compsys

Computer Systems - Architecture E Edwards

Main Memory Organisation (2.1)

Question

> Do you have a laptop or internet device here?

A yes B no C what's a laptop D where is here?
E none of the above

Computer Systems - Architecture E Edwards

Main Memory Organisation (2.3)

Main Memory Organisation - Learning Objectives

- > At the end of this lecture you will:
 - > Understand the main concepts of memory organisation
 - > Know the different memory hardware options
 - > Registers, cache, RAM, Disk
 - > Understand the relationship between cost and speed of access
 - > Understand byte ordering in words
 - > Understand the concept of addressing
 - > Understand word and byte addressing
 - ➤ Understand how RAM memory is organised into chips and modules
 - > Comprehend high order and low order interleaving and their uses

Computer Systems - Architecture E Edwards

Main Memory Organisation (2.2)

Memories

> Memories hold binary values. These can be:

Data (e.g. Integers, Reals, Characters)


CPU Instructions (i.e. Computer Programs)


Memory Addresses ("Pointers" to data or instructions)


The contents of a memory remain unchanged unless overwritten with a new binary value. For some memories the contents are "lost" when power to the memory is turned off.


Computer Systems – Architecture E Edwards


Main Memory Organisation (2.4)




















How many registers are there in a X86-64 processor?

A 2 B 4 C 16 D 64 E 256

Computer Systems - Architecture E Edwards


Main Memory Organisation (2.13)

How much memory is given to registers in a X86-64 processor?

A 16B B 128B C 256B D 32B E 1024B

Computer Systems – Architecture E Edwards

Main Memory Organisation (2.14)



Addressing

Main Memory

0110	1101	1010	1101
0000	0000	0000	0011
0000	0000	0000	0000
1111	1111	1111	1111
0000	0000	0000	0000
1001	1010	1010	0010
0000	0000	0000	0000
1111	1111	1111	1110


Computer Systems – Architecture E Edwards


- Where in memory is the 16-bit two's Complement value 3?
- We need a scheme for uniquely identifying every memory location


> ADDRESSING


Identify memory locations with a positive number called the (memory) address


Main Memory Organisation (2.16)














Example 1: 16-bit integer

Big Endian

Byte Addresses

Byte Addresses 24

Byte Addresses 24

Computer Systems - Architecture E Edwards

30

0011 0000 1111 1110

Little Endian

> 16-bit (2's Complement) integer 5 stored at memory address 24.

0000 0000 0000 0101

25

FΕ

25

26

BC

26

1011 1100 0101 0100

25

(View 1)


30


27


54

27

Main Memory Organisation (2.24)







Example 3: ASCII string (View 1) > String "JIM BLOGGS" stored at memory address 24 > Treat a string as an array of (ASCII) bytes. Each byte is considered individually. Big Endian Ι 0 G G S Addresses 24 25 26 27 28 29 30 31 32 33 Little Endian В 0 G G S Byte Addresses 24 25 26 27 28 29 30 31 32 33 Computer Systems - Architecture E Edwards Main Memory Organisation (2.26)

A Problem

- How do we transfer a multi-byte value (e.g. a 32-bit two's complement integer) from a Big-Endian memory to a Little-Endian memory?
- How do we transfer an ASCII string value (e.g. "JIM BLOGGS") from a Big-Endian memory to a Little-Endian memory?
- How do we transfer an object which holds both types of values above?

Computer Systems – Architecture E Edwards

Main Memory Organisation (2.28)

What is the maximum amount of memory we can have in a 32bit machine with byte addressing?

A 4GB B 800MB C 16GB D 16MB E 1GB

Computer Systems - Architecture E Edwards

Main Memory Organisation (2.29)

(Un) Aligned Memory Accesses (1)

Main Memory (Big Endian)

0	0110	1101	1010	1101	
2	1010	1001	1010	0001	
4	0000	0000	0000	0000	
6	1111	1111	1111	0000	
8	0010	0001	0000	0000	
10	1001	1010	1010	0010	
12	0000	0000	0000	0000	
14	1111	1111	1111	1110	
Com	Computer Systems – Architecture E Edwards				

- ➤ The 16-bit hex value (A9A1) at address 2 is memory word aligned.
- ➤ The 16-bit hex value (F021) at address 7 is unaligned.
- Some architectures prohibit unaligned accesses. Why?

Main Memory Organisation (2.30)

(Un) Aligned Memory Accesses (2)

Main Memory (Big Endian)

0	0110	1101	1010	1101
2	1010	1001	1010	0001
4	0000	0000	0000	0000
6	1111	1111	1111	0000
8	0010	0001	0000	0000
8 10	0010 1001	0001 1010	1010	0000
-				
10	1001	1010	1010	0010


- How many memory accesses are required to read a 64-bit value from memory address 3?
- How many memory accesses are required to write a 64-bit value to memory address 3


Computer Systems – Architecture E Edwards


Main Memory Organisation (2.31)


Memory Modules and Chips
















A al alua a a								
Address Decimal		Address Binary						
0	00	0000	0000	0000	0000	0000	Module=0	Row=0
1	00	0000	0000	0000	0000	00 01	Module=1	Row=0
2	00	0000	0000	0000	0000	00 10	Module=2	Row=0
3	00	0000	0000	0000	0000	0011	Module=3	Row=0
4	00	0000	0000	0000	0000	0100	Module=0	Row=1
5	00	0000	0000	0000	0000	01 01	Module=1	Row=1
2^20-1	00	1111	1111	1111	1111	1111	Module=3	Row=2^18-1
2^20	01	0000	0000	0000	0000	0000	Module=0	Row=2^18
2^20+1	01	0000	0000	0000	0000	0001	Module=1	Row=2^18+1

High-Order Interleave Address Address Decimal Binary 0 00 0000 0000 0000 0000 Module=0 Row=0 1 00 0000 0000 0000 0000 0001 Module=0 Row=12 00 0000 0000 0000 0000 0010 Module=0 Row=2 3 00 0000 0000 0000 0000 0011 Module=0 Row=34 00 0000 0000 0000 0000 0100 Module=0 Row=4 5 00 0000 0000 0000 0000 0101 Module=0 Row=52^20-1 00 1111 1111 1111 1111 1111 Module=0 $Row=2^{20-1}$ 2^20 01 0000 0000 0000 0000 0000 Module=1 Row=02^20+1 01 0000 0000 0000 0000 0001 Module=1 Row=1Main Memory Organisation (2.38) Computer Systems - Architecture E Edwards



High-Order Interleave

- Good if Modules can be accessed independently by different units, e.g. by the CPU and a Hard Disk (or a second CPU) AND the units use different Modules
- > => Parallel operation => Higher Performance



Computer Systems - Architecture E Edwards

Main Memory Organisation (2.41)

This lecture - feedback

> The pace of the lecture was:

A. much too fast B. too fast C. about right D. too slow E. much too slow

> The learning objectives were met:

A. Fully B. Mostly C. Partially D. Slightly E. Not at all

Computer Systems - Architecture E Edwards

Main Memory Organisation (2.43)

Think About

- > Characteristics of registers, RAM and hard disks.
- Main Memory Addressing: word addressing & byte addressing.
- > Byte Ordering: big-endian and little-endian
- > (Un) Aligned accesses & interleaved memory
- > NEXT Topic

Number Representation

Computer Systems - Architecture E Edwards

Main Memory Organisation (2.42)