{"payload":{"header_redesign_enabled":false,"results":[{"id":"181312504","archived":false,"color":"#b2b7f8","followers":1,"has_funding_file":false,"hl_name":"starwaredesign/ip_repo","hl_trunc_description":"Repository for Xilinx Vivado IP cores","language":"Verilog","mirror":false,"owned_by_organization":true,"public":true,"repo":{"repository":{"id":181312504,"name":"ip_repo","owner_id":8410305,"owner_login":"starwaredesign","updated_at":"2023-05-07T17:57:10.781Z","has_issues":true}},"sponsorable":false,"topics":[],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":73,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253Astarwaredesign%252Fip_repo%2B%2Blanguage%253AVerilog","metadata":null,"csrf_tokens":{"/starwaredesign/ip_repo/star":{"post":"TludYJCxm11NCRyv45bNMcKlr6gcFgLa6aANsb-UDljpdmaK26I_FTW1oToU_0vUqMnee_uodmZ6Ahgd8FwolA"},"/starwaredesign/ip_repo/unstar":{"post":"3S0iHzNUfJ-_BsMEDAWE7qGrBRfXuRlNwwJ4A1iarzrBsVYzB_ZPdHmg4nu1ZbxLx0FMPY2-Ag6wDgfYXKWDLQ"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"Q27HFJ05lKB7mbm1gprlf36Jpuip1KaAIDY59vgdvIfghyw0k7NqDuTHWUYft_68OJf8Q9-RBw2W2Z9JYf0ojg"}}},"title":"Repository search results"}