Aristotle University of Thessaloniki Department of Electrical and Computer Engineering

Lab Coursework - Digital Hardware Systems 2

Stavros Spyridopoulos 10845





Table of Contents

1			
	1.1	Main Module	3
	1.2	Normalization Module	3
	1.3	Rounding Module	3
	1.4	Exception Module	
	1.5	Wrapper Module	
2	Testbench		
	2.1	Random Tests	4
	2.2	Corner Case Tests	4
3			
	3.1	Immediate Assertions	4
	3.2	Concurrent Assertions	4
	3.3	SVA Testing	4
4	Sim	ulation Results	5

1 Floating Point Multiplier

1.1 Main Module

The main module of the DUT is fp_mult.sv. It is called through the fp_mult_top.sv wrapper module. It processes and splits the provided inputs from the wrapper into variables that will be passed to the other modules.

The initial sign calculation, exponent addition and biasing, and mantissa multiplication also take place here, before being passed to the later modules. Also, to handle denormal numbers, the addition of the leading one is done to Normals before being passed to the later modules.

1.2 Normalization Module

All calculated values are passed to the normalization module mult_norm of normalize_mult.sv. All transformations of the pre-normalization mantissa and exponent are based on mantissa's MSB so are the values of the guard and sticky bits.

A sticky and a guard bit are outputted from the module to be used in the rounding module of the DUT.

- Sticky: If any discarded bit is 1, the true value is slightly larger than what can be exactly represented, so this information will influence the rounding decision.
- Guard: Indicates whether the true value is closer to the lower or upper representable numbers.

After this, the leading one is added to the post-normalization mantissa, resulting in a 24-bit value.

1.3 Rounding Module

In the round_mult module of the round_mult.sv file, the mantissa rounding is executed based on the mantissa's LSB, sign, guard and sticky values.

Rounding types are stored in an enum type, in the defs.svh header file. The flow enters a case where rounding is conducted based on the rnd input.

Finally the module either adds 1 to the mantissa or truncates the last bit.

1.4 Exception Module

In the exception_mult.sv file, two functions and the mult_except module can be found.

- The num_interp function interprets its input as a type of number, based on *Table 1* of the lab manual, and returns the type to the caller.
- The z_num function gets a type of number and returns its value on a variable of the caller.

The mult_except module handles all exceptions properly while treating NaNs and Denormals as infinities and zeroes respectively.

1.5 Wrapper Module

The fp_mult_top just creates an instance of the fp_mult module, handles resets, and updates the instance's values based on its inputs. The arguments passed to the fp_mult module have changed. The clk input has been removed since only combinational logic is used throughout the multiplication and the rst input has been removed since reset is controlled on the wrapper module.

2 Testbench

Each module was initially tested individually with a small number of inputs to verify proper response.

To meet the demands of the project, 2 types of cases were examined. All results were compared to the output of the multiplication function provided, and the comparison's result was printed on Questa's Transcript. All rounding modes were passed to the multiplication function as strings.

2.1 Random Tests

A fixed number of random values (10000) were set as inputs to the wrapper module inside a loop, where the rounding mode changed on every iteration. In case the result did not match the multiplication function's result, a flag was raised so the user can view only the total random cases result (PASS/FAIL).

2.2 Corner Case Tests

All 144 corner cases mentioned in the Lab Manual were tested inside 2 loops. Using a corner_case_t type enum on the defs.svh header file, the iteration throughout all of the cases was easy to operate using only loop iterators.

In case the result did not match the multiplication function's result, a flag was raised so the user can view only the total corner cases result (PASS/FAIL).

3 Assertions

3.1 Immediate Assertions

On the test_status_bits module, immediate SVA were used to check status bit interference based on the descriptions of *Table 3* of the Lab Manual.

All cases of assertion were only checked when rst if set to 1. This is the case because status bits are in the x state before the first calculation.

3.2 Concurrent Assertions

On the test_status_z_combinations module, concurrent SVA were used to check correlations between the inputs/outputs and the status bits at the positive edge of the clock.

All properties were stated and then asserted with the proper fail message.

3.3 SVA Testing

To test all assertions, force and release statements were used to trigger the undesired values. This code is commented out at the end of the test_tb.sv file. This code sample helped to verify that all asserted properties worked correctly. Results can be seen on (3).

4 Simulation Results




Figure 1: Random Inputs Results - Time Zero




Figure 2: Corner Cases Inputs Results

```
| Pass: Randow value tests completed successfully.
| Fast: Randow value tests completed successfully.
| Fast: Randow value tests completed successfully.
| Testing assertion violations...
| Firror: ASSERTION FAILED: sero f and inf f both asserted simultaneously
| Time: 124345 na Scope: test fp mult.uut.status_bits_checker.assert_sero_nan File: C:/Users/stavs/Documents/Questa_Projects/assertions.sv Line: 28
| Firror: Inf asserted but exponent of z is not all ones
| Time: 124355 na Scope: test fp mult.uut.status_bits_checker.assert_sero_nan File: C:/Users/stavs/Documents/Questa_Projects/assertions.sv Line: 26
| Firror: ASSERTION FAILED: inf f and nanf both asserted simultaneously
| Time: 124355 na Scape: test fp mult.uut.status_bits_checker.assert_inf nan File: C:/Users/stavs/Documents/Questa_Projects/assertions.sv Line: 78
| Firror: ASSERTION FAILED: inf f and nanf both asserted simultaneously
| Time: 124355 na Scope: test fp mult.uut.status_bits_checker.assert_ing nan File: C:/Users/stavs/Documents/Questa_Projects/assertions.sv Line: 78
| Firror: ASSERTION FAILED: huge f and timy f both asserted simultaneously
| Time: 124355 na Scope: test fp mult.uut.status_bits_checker.assert_huge_iny File: C:/Users/stavs/Documents/Questa_Projects/assertions.sv Line: 78
| Firror: ASSERTION FAILED: huge f and timy f both asserted simultaneously
| Time: 124375 na Scope: test fp mult.uut.status_bits_checker.assert_huge_iny File: C:/Users/stavs/Documents/Questa_Projects/assertions.sv Line: 78
| Firror: Inner 124375 na Started: 124375 na Scope: test_fp mult.uut.status_checker File: C:/Users/stavs/Documents/Questa_Projects/assertions.sv Line: 78
| Firror: Inner 124375 na Started: 124375 na Scope: test_fp mult.uut.status_checker File: C:/Users/stavs/Documents/Questa_Projects/assertions.sv Line: 78
| Firror: Inner 124375 na Started: 124375 na Scope: test_fp mult.uut.status_checker File: C:/Users/stavs/Documents/Questa_Projects/assertions.sv Line: 78
| Firror: Inner 124475 na Started: 1244375 na Scope: test_fp mult.uut.status_checker F
```

Figure 3: Assertion Failures on Forced Inputs