Listings

Main

Listing 1: main.vhd

```
1 -- Authors:
          Wim Looman, Forrest McKerchar, Henry Jenkins, Joel Koh, Sasha Wang, Tracy
      Jackson
  library IEEE;
5 use IEEE.STD_LOGIC_1164.ALL;
7 library work;
9 entity main is
    port (
          clk
               : in std_logic;
11
          reset : in std_logic;
                : out std_logic;
          tx
                : in std_logic;
          rx
          sw1
               : in std_logic;
          sw2
               : in std_logic
   );
17
  end main;
  architecture main_arch of main is
   component cpu IS
     PORT (
23
        -- instruction bus
        inst_add : out std_logic_vector(11 downto 0); -- Address lines.
        inst_data : in std_logic_vector(15 downto 0); -- Data lines.
25
                                                        -- Pulled low to request bus
        inst_req : out std_logic;
           usage.
                                                        -- Pulled high to inform of
27
        inst_ack : in std_logic;
            request completion.
        -- data bus
                          std_logic_vector(15 downto 0); -- Address lines.
        data_add : out
        data_line : inout std_logic_vector(7 downto 0); -- Data lines.
        -- High for a read request,
31
           low for a write request.
        data_req : out
                          std_logic;
                                                           -- Pulled low to request bus
           usage.
        data_ack : inout std_logic;
                                                         -- Pulled high to inform of
           request completion.
        -- extras
        clk : in std_logic;
35
        reset
                 : in std_logic
37
      );
    end component;
39
    component mmu_main is
        -- instruction bus
41
        inst_add : in std_logic_vector(11 downto 0); -- Address lines.
        inst_data : out std_logic_vector(15 downto 0); -- Data lines.

inst req : in std logic: -- Pulled low to request bus
43
        inst_req : in std_logic;
            usage.
        inst_ack : out std_logic;
                                                       -- Pulled high to inform of
45
            request completion.
```

```
-- data bus
           data_add : in      std_logic_vector(15 downto 0); -- Address lines.
data_line : inout std_logic_vector(7 downto 0); -- Data lines.
47
                                                                     -- High for a read request,
           data_read : in std_logic;
49
               low for a write request.
           data_req : in std_logic;
                                                                      -- Pulled low to request bus
             usage.
           data_ack : inout std_logic;
                                                                     -- Pulled high to inform of
51
              request completion.
           -- extras
          clk : in std_logic;
receive_pin : in std_logic;
transfer_pin : out std_logic
55
        );
      END component;
57
      component IO is
59
           PORT (
                  -- data bus --
                  data_add : IN std_logic_vector(15 DOWNTO 0); -- address lines data_data : INOUT std_logic_vector(7 DOWNTO 0); -- data lines --
                                           std_logic_vector(15 DOWNTO 0); -- address lines --
61
                               : INOUT
                                                                                 -- pulled high for
63
                  data_read
                                           std_logic;
                      read, low for write -
                  data_req : INOUT std_logic;
                                                                                 -- pulled low to
                     request bus usage --
                  data_ack : INOUT std_logic;
                                                                                 -- pulled high to
                     inform request completion --
                  -- io --
                  clk
                                : IN
                                            std logic:
67
                                : IN
                  sw1
                                           std_logic;
                  sw2
                               : IN
                                            std_logic);
                  --leds
                              : OUT std_logic_vector(7 DOWNTO 0);
      END component;
      -- instruction bus
      signal inst_add : std_logic_vector(11 downto 0); -- Address lines.
73
      signal inst_data : std_logic_vector(15 downto 0); -- Data lines.
                                                                  -- Pulled low to request bus
      signal inst_req : std_logic;
75
          usage.
      signal inst_ack : std_logic;
                                                                  -- Pulled high to inform of
         request completion.
      -- data bus
77
      signal data_add : std_logic_vector(15 downto 0); -- Address lines.
      signal data_line : std_logic_vector(7 downto 0); -- Data lines.
79
                                                                 -- High for a read request, low
      signal data_read : std_logic;
          for a write request.
      signal data_req : std_logic;
                                                                 -- Pulled low to request bus
81
         usage.
      signal data_ack : std_logic;
                                                                  -- Pulled high to inform of
          request completion.
      begin
        c : cpu port map(
85
           -- instruction bus
           inst_add => inst_add, -- Instruction address
inst_data => inst_data, -- Instruction data
87
          inst_req => inst_req, -- Request
inst_ack => inst_ack, -- Instruction obtained
89
           -- data bus
           data_add => data_add, -- Data address
           data_line => data_line,-- Data
93
          data_read => data_read, -- 1 for read, 0 for write
data_req => data_req, -- Request
data_ack => data_ack, -- Data written to/ read from
95
           -- extras
97
                      => clk,
          clk
                      => reset
          reset
          );
101
        m : mmu_main port map(
           -- instruction bus
                         => inst_add, -- Address lines.
=> inst_data, -- Data lines.
           inst_add
103
           inst_data
                         => inst_req, -- Pulled low to request bus usage.
=> inst_ack, -- Pulled high to inform of request completion.
          inst_req
105
          inst_ack
          -- data bus
107
```

```
=> data_add, -- Address lines.
=> data_line, -- Data lines.
=> data_read, -- High for a read request, low for a write request.
=> data_req, -- Pulled low to request bus usage.
=> data_ack, -- Pulled high to inform of request completion.
             data_add
             data_line
109
             data_read
             data_req
111
             data_ack
             -- extras
                              => clk,
            receive_pin => rx,
115
             transfer_pin => tx
         );
117
          i : io port map(
                     clk
                                      => clk,
119
                                      => data_add,
                     data_add
                                     => data_line,
                     data_data
                     data_read
                                     => data_read,
                                      => data_req,
123
                     data_req
                     data_ack
                                      => data_ack,
                     -- io --
125
                     sw1
                                      => sw1,
                     sw2
                                      => sw2
            );
129 end architecture main_arch;
```

Listing 2: IO/debounce.vhd

```
-- Company:
3 -- Engineer:
5 -- Create Date:
                     16:08:33 09/15/2010
  -- Design Name:
 7 -- Module Name:
                     IO - Behavioral
   -- Project Name:
 9 -- Target Devices:
   -- Tool versions:
11 -- Description:
13 -- Dependencies:
15 -- Revision:
  -- Revision 0.01 - File Created
17 -- Additional Comments:
19 -----
  library IEEE;
21 use IEEE.STD_LOGIC_1164.ALL;
  use IEEE.STD_LOGIC_ARITH.ALL;
23 use IEEE.STD_LOGIC_UNSIGNED."+";
25 library work;
27 ENTITY debounce IS
         PORT(clk : IN STD_LOGIC;
         switch : IN STD_LOGIC;
         switch_state : OUT STD_LOGIC);
31 END debounce;
33 ARCHITECTURE debounced_switch OF debounce IS
    SIGNAL count : STD_LOGIC_VECTOR(2 DOWNTO 0); --variable or signal???
35
  {\tt BEGIN}
       PROCESS(clk, switch)
37
       BEGIN
39
            IF switch = '0' THEN
                count <= "000";
41
             ELSIF rising_edge(clk) THEN
                   IF count /= "111" THEN
                     count <= count + 1;
43
                  END IF;
             END IF;
45
             IF count = "111" AND switch = '1' THEN
                switch_state <= '1';</pre>
             ELSE
                 switch_state <= '0';</pre>
49
             END IF;
       END PROCESS;
  END debounced_switch;
```

Listing 3: IO/IO.vhd

```
2 -- Company:
-- Engineer:
4 --
-- Create Date: 16:08:33 09/15/2010
6 -- Design Name:
-- Module Name: IO - Behavioral
8 -- Project Name:
-- Target Devices:
10 -- Tool versions:
-- Description:
```

```
12 --
  -- Dependencies:
14 --
  -- Revision: Saturday 16 Oct 2010 by Sasha
16 -- Revision 0.01 - File Created
  -- Additional Comments:
20 library IEEE;
  use IEEE.STD_LOGIC_1164.ALL;
22 use IEEE.STD_LOGIC_ARITH.ALL;
   --use IEEE.STD_LOGIC_UNSIGNED.ALL;
  library work;
26 use work.debounce;
  use work.switch_reg;
28 use work.led_io;
30
32 ---- Uncomment the following library declaration if instantiating
  ---- any Xilinx primitives in this code.
34 --library UNISIM;
  --use UNISIM.VComponents.all;
  entity IO is
         PORT (
38
                  -- data bus --
                  data_add : IN
                                                  std_logic_vector(15 DOWNTO 0);
40
                      -- address lines --
                  data_data : INOUT lines --
                                             std_logic_vector(7 DOWNTO 0); -- data
                  data_read : INOUT
                                             std_logic;
                     -- pulled high for read, low for write --
                  data_req : INOUT std_logic;
                    -- pulled low to request bus usage --
                  data_ack : INOUT std_logic;
44
                     -- pulled high to inform request completion --
                  -- io --
                      : IN
46
            clk
                                        std_logic;
            sw1
                        : IN
                                        std_logic;
                                        std_logic);
                        : IN
            sw2
48
                         : OUT std_logic_vector(7 DOWNTO 0);
              --leds
50 end IO;
52 architecture io of IO is
  COMPONENT led_io
      PORT (
56
                          : IN
                                             std_logic_vector(15 DOWNTO 0);
              data add
                 address lines --
              data_data : INOUT
                                          std_logic_vector(7 DOWNTO 0); -- data lines
58
              data_read : INOUT
                                         std_logic;
                 pulled high for read, low for write --
                         : INOUT
                                         std_logic;
              data_req
                 pulled low to request bus usage --
                          : INOUT
              data_ack
                                         std_logic;
                 pulled high to inform request completion --
62
              clock
                         : IN
                                          std_logic
              );
64
  END COMPONENT:
  COMPONENT switch_io IS
      PORT ( data_add
                             : IN
                                              std_logic_vector(15 DOWNTO 0);
68
             data_data
                             : INOUT
                                              std_logic_vector(7 DOWNTO 0);
                             : INOUT
             data_read
                                              std_logic;
70
             data_req
                              : INOUT
                                              std_logic;
                             : INOUT
             data_ack
                                             std_logic;
72
             clk
                             : IN
                                              std_logic;
             รพ1
                              : TN
                                              std_logic;
```

Listing 4: IO/leds.vhd

BEGIN

```
2 -- Company:
  -- Engineer:
 4 --
  -- Create Date:
                     14:27:55 10/12/2010
 6 -- Design Name:
  -- Module Name:
                     led_io - Behavioral
 8 -- Project Name:
  -- Target Devices:
10 -- Tool versions:
  -- Description:
12 --
  -- Dependencies:
14 --
  -- Revision:
16 -- Revision 0.01 - File Created
  -- Additional Comments:
18 --
20 library IEEE;
  use IEEE.STD_LOGIC_1164.ALL;
22 use IEEE.STD_LOGIC_ARITH.ALL;
  --use IEEE.STD_LOGIC_UNSIGNED.ALL;
  library work;
26
  ---- Uncomment the following library declaration if instantiating
28 ---- any Xilinx primitives in this code.
  --library UNISIM;
30 --use UNISIM. VComponents.all;
32 ENTITY led_io IS
      PORT (
                                 std_logic_vector(15 DOWNTO 0); -- address lines --
std_logic_vector(7 DOWNTO 0); -- data lines --
           data_add
                     : IN
           data_data : INOUT
                                                             -- pulled high for read, low
           data_read : INOUT
                                 std_logic;
              for write --
           data_req : INOUT
                                                             -- pulled low to request bus
                                  std_logic;
           usage --
data_ack : INOUT std_logic;
                                                             -- pulled high to inform
38
              request completion --
           clock
                    : IN
                               std_logic;
40
           led_state :OUT std_logic_vector(7 DOWNTO 0) --just to make diagram work!!!!!!
           );
42
  END led_io;
  ARCHITECTURE led_arch OF led_io IS
46 Signal led_enable : std_logic;
        Signal led_state
                           : std_logic_vector(7 DOWNTO 0);
48 BEGIN
     PROCESS(clock, data_req, data_add, data_read)
50
```

```
IF data_req = '0' AND data_add = "0000000000001110" AND data_read = '0' THEN
             led_enable <= '1';</pre>
         ELSE
54
             led_enable <= '0';</pre>
         END IF;
56
      END PROCESS;
58
60
     PROCESS(clock, led_enable) -- process of read data from the CPU and display LEDS
62
         IF rising_edge(clock) THEN
           IF led_enable = '1' THEN
                led_state <= data_data;</pre>
64
               data_ack <= '0';
           END IF;
66
         END IF;
     END PROCESS;
68
70
72 END led_arch;
```

Listing 5: IO/switch_register.vhd

```
1 -----
  -- Company:
3 -- Engineer:
5 -- Create Date:
                  16:08:33 09/15/2010
  -- Design Name:
7 -- Module Name:
                  IO - Behavioral
  -- Project Name:
9 -- Target Devices:
  -- Tool versions:
11 -- Description:
13 -- Dependencies:
15 -- Revision: Saturday, 16 Oct 2010 by Sasha
  -- Revision 0.01 - File Created
17 -- Additional Comments:
19 -----
  library IEEE;
21 use IEEE.STD_LOGIC_1164.ALL;
  use IEEE.STD_LOGIC_ARITH.ALL;
23 use IEEE.STD_LOGIC_UNSIGNED.ALL;
25 library work;
27 ENTITY switch_reg IS
  PORT( D : IN STD_LOGIC;
       clk,enable : IN STD_LOGIC;
       Q
                : OUT STD_LOGIC);
31 END switch_reg;
33 ARCHITECTURE reg_arch OF switch_reg IS
  BEGIN
      PROCESS(D, enable, clk)
35
     BEGIN
             IF rising_edge(clk) THEN --Need else there???
37
           IF enable = '1' THEN
            Q <= D;
39
           END IF;
            END IF;
      END PROCESS;
43 END reg_arch;
```

Listing 6: IO/switches.vhd

```
1 -----
  -- Company:
3 -- Engineer:
5 -- Create Date:
                  16:08:33 09/15/2010
  -- Design Name:
7 -- Module Name:
                  IO - Behavioral
  -- Project Name:
9 -- Target Devices:
  -- Tool versions:
11 -- Description:
13 -- Dependencies:
15 -- Revision: Saturday 16 Oct 2010 by Sasha
  -- Revision 0.01 - File Created
17 -- Additional Comments:
19 -----
  library IEEE;
21 use IEEE.STD_LOGIC_1164.ALL;
  use IEEE.STD_LOGIC_ARITH.ALL;
23 --use IEEE.STD_LOGIC_UNSIGNED.ALL;
25 library work;
 use work.debounce;
27 use work.switch_reg;
  use work.led_io;
  ---- Uncomment the following library declaration if instantiating
33 ---- any Xilinx primitives in this code.
  --library UNISIM;
35 --use UNISIM.VComponents.all;
37 entity switch_io is
        PORT (
                 -- data bus --
                          : IN
                                             std_logic_vector(15 DOWNTO 0);
                 data_add
                    -- address lines --
                                         std_logic_vector(7 DOWNTO 0); -- data
                 data_data : INOUT
41
                    lines --
                 data_read : INOUT
                                         std_logic;
                    -- pulled high for read, low for write --
                 data_req : INOUT std_logic;
                   -- pulled low to request bus usage
                 data_ack : INOUT std_logic;
                    -- pulled high to inform request completion --
                 -- io --
45
                    : IN
: IN
                                       std_logic;
             clk
             sw1
                                      std_logic;
                       : IN
             sw2
                                      std_logic);
                        : OUT std_logic_vector(7 DOWNTO 0);
             --leds
 end switch_io;
51
  architecture Behavioral of switch_io is
55 signal enable1
                               : std_logic;
 signal switch1_connection : std_logic;
57 signal switch1_output : std_logic;
   --signal switch1_state
                           : std_logic;
                               : std_logic;
 signal enable2
  signal switch2_country
signal switch2_output : std_logic;
'+-h2 state : std_logic;
61 signal switch2_connection : std_logic;
63 --signal switch2_state
 COMPONENT debounce
          PORT(clk, switch : IN STD_LOGIC;
                 switch_state: OUT STD_LOGIC);
```

```
69 END COMPONENT;
71 COMPONENT switch_reg
            PORT ( D
                               : IN STD_LOGIC;
                    clk, enable : IN STD_LOGIC;
73
                    Q
                                   : OUT STD_LOGIC);
75 END COMPONENT;
79 BEGIN
81 sw1_debouncer: debounce PORT MAP(clk, sw1, switch1_connection);
   sw1_status: switch_reg PORT MAP(switch1_connection,clk, enable1, switch1_output);
83
85 sw2_debouncer: debounce PORT MAP(clk, sw2,switch2_connection);
   sw2_status: switch_reg PORT MAP(switch2_connection,clk, enable2, switch2_output);
89
   PROCESS(clk,switch1_output,switch2_output, data_ack)
91 BEGIN
   IF rising_edge(clk) THEN
       IF switch1_output = '1' AND data_ack = 'Z' THEN --when the switch_reg has stored
           1, disable switch_reg from getting any more info
            enable1 <= '0';
95
       --ELSIF data_ack = '0' AND data_add = "000000000001110" THEN -- when the data is
            sent to the CPU, enable the switch_reg again
           enable1 <= '1';
97
       ELSE
           enable1 <= '1';
       END IF;
101
       IF switch2_output = '1' AND data_ack = 'Z' THEN --when the switch_reg has stored
           1, disable switch_reg from getting any more info
enable2 <= '0';</pre>
103
       --ELSIF data_ack = ^{\circ}0' AND data_add = ^{\circ}000000000001100" THEN -- when the data is
105
            sent to the CPU, enable the switch_reg again
            enable2 <= '1';
107
       ELSE
            enable2 <= '1';
       END IF;
109
111
   END IF;
113 END PROCESS;
115
117
119
121 PROCESS(clk, data_add, data_read)
   BEGIN
       IF rising_edge(clk) THEN
123
            IF data_req = '0' AND data_read = '1' THEN
                IF data_add = "0000000000001110" THEN -- switch1 address
125
                    IF switch1_output = '1' THEN
                        data_data <= "00000001";
127
                    ELSE
                        data_data <= "00000000";
                    END IF:
                    data_ack <= '0';
131
                IF data_add = "0000000000001100" THEN -- switch2 address
133
                    IF switch2_output = '1' THEN
                        data_data <= "00000001";
135
                    ELSE
                        data_data <= "00000000";
137
```

CPU

Listing 7: processor/alu.vhd

```
2 -- Company:
   -- Engineer:
   -- Create Date: 18:59:20 09/18/2010
6 -- Design Name:
   -- Module Name: alu - alu_arch
 8 -- Project Name:
   -- Target Devices:
10 -- Tool versions:
   -- Description:
12 --
   -- Dependencies:
14 --
  -- Revision:
16 -- Revision 0.01 - File Created
   -- Additional Comments:
18 --
20 library IEEE;
  use IEEE.STD_LOGIC_1164.ALL;
22 use IEEE.NUMERIC_STD.ALL;
  use ieee.std_logic_arith.all;
24 --use ieee.std_logic_unsigned.all;
  library work;
28 use work.fulladder8;
   --use work.cpu.ALL;
  -- Uncomment the following library declaration if using
32 -- arithmetic functions with Signed or Unsigned values
   --use IEEE.NUMERIC_STD.ALL;
   -- Uncomment the following library declaration if instantiating
36 -- any Xilinx primitives in this code.
   --library UNISIM;
38 --use UNISIM. VComponents.all;
40 entity alu is
                      STD_LOGIC_VECTOR (3 downto 0); -- Function (opcode)
STD_LOGIC_VECTOR (7 downto 0); -- Input x (Rx)
STD_LOGIC_VECTOR (7 downto 0); -- Input y (Ry)
    Port (f : in rx : in
           ry : in
           ro : out STD_LOGIC_VECTOR (7 downto 0); -- Output Normaly (Ry)
44
                       STD_LOGIC;
           Cin : in
                                                         -- Carry in
           sr : out STD_LOGIC_VECTOR (15 downto 0)); -- Status register out Z(0),
46
               C(1), N(2)
  end alu;
48
50 architecture alu_arch of alu is
     component fulladder8 IS
                        STD_LOGIC_VECTOR( 7 downto 0);
     Port (A : in
           В
                        STD_LOGIC_VECTOR( 7 downto 0);
                : in
           Cin : in
                        STD_LOGIC;
           Sum : out STD_LOGIC_VECTOR( 7 downto 0);
           Cout : out STD_LOGIC
56
           );
    end component;
58
     signal A
                         : std_logic_vector(7 downto 0);
              В
                         : std_logic_vector(7 downto 0);
     signal
              AdderCin : std_logic;
     signal
62
     signal
              Sum
                         : std_logic_vector(7 downto 0);
     signal
              AdderCout : std_logic;
                       : std_logic; -- Make the code easier to read
              Z.C.N
64
    signal
    signal
              output
                        : std_logic_vector(7 downto 0); -- used to allow reading of ro
66 BEGIN
     Adder: fulladder8 port map(A, B, AdderCin, Sum, AdderCout);
```

```
process(f, rx, ry, Cin, Sum, AdderCout)
68
        --signal Z,C,N \, : std_logic; -- Make the code easier to read
70
     BEGIN
        -- use case statement to achieve
        -- different operations of \mathtt{ALU}
72
         AdderCin <= '0';
74
          A <= (others => '0');
76
          B <= (others => '0');
          output <= (others => '0');
          C <= '0';
78
          N <= '0';
          IF f = "0001" THEN -- Do AND operation
80
             output <= ry and rx;</pre>
          ELSIF f = "0011" THEN -- Do OR operation
82
            output <= ry or rx;</pre>
          ELSIF f = "0101" THEN
84
          output <= not rx;
ELSIF f = "0111" THEN -- Do XOR operation
86
            output <= ry xor rx;</pre>
          ELSIF f = "1001" THEN -- Do ADD operation
88
            AdderCin <= '0';
            A <= ry;
90
            B \ll rx;
            output <= Sum;
92
          ELSIF f = "1011" THEN -- Do ADC operation
94
            AdderCin <= Cin;
            A \le ry;
            B <= rx;
96
            output <= Sum;</pre>
          ELSIF f = "1101" THEN -- Do SUB operation
98
            AdderCin <= '1';
100
            A <= ry;
            B <= (not rx);</pre>
            output <= Sum;</pre>
102
          ELSIF f = "1111" THEN -- Do SBB operation
104
            AdderCin <= (not Cin);
            A <= ry;
            B <= (not rx);
106
            output <= Sum;</pre>
108
          ELSIF f = "0100" THEN -- Do NEG operation ( two's complement )
            AdderCin <= '1';
            A <= (others => '0');
110
            B <= (not rx);</pre>
            output <= Sum;
112
            C <= AdderCout;</pre>
          114
            AdderCin <= '1';
            A <= rx;
B <= (not ry);
118
            output <= Sum;
            C <= AdderCout;</pre>
120
            N <= output(7);</pre>
          ELSE
122
            AdderCin <= '0';
            A <= (others => '0');
            B <= (others => '0');
            output <= (others => '0');
126
            C <= '0';
            N <= 'O';
128
          END IF;
130 --
          if (output = "00000000") then -- Set the Zero in status register
            sr(0) <= '1';
132 --
          ELSE
           sr(0) <= '0';
134 --
          end if;
          C <= AdderCout; -- Carry is always 0
N <= output(7); -- This might need to be changed to '0'</pre>
136
          ro <= output;
138
     end process;
       Z <= not (output(0) AND output(1) AND output(2) AND output(3) AND output(4)
```

Listing 8: processor/ar.vhd

```
______
  -- Company:
3 -- Engineer:
5 -- Create Date: 18:59:20 09/18/2010
  -- Design Name:
 7 -- Module Name: ar - Behavioral
   -- Project Name:
 9 -- Target Devices:
   -- Tool versions:
11 -- Description:
13 -- Dependencies:
15 -- Revision:
   -- Revision 0.01 - File Created
17 -- Additional Comments:
  library IEEE;
21 use IEEE.STD_LOGIC_1164.ALL;
23 library work;
  use work.reg16;
25
  entity ar is
                      : in
                             STD_LOGIC;
  Port (clk
27
                    : in : in
          enable
                             STD_LOGIC;
          Sel8Bit
                              STD_LOGIC;
29
          SelHighByte : in
                              STD_LOGIC;
           ByteInput : in
                              STD_LOGIC_VECTOR (7 downto 0);
          SelRi
                              STD_LOGIC_VECTOR (1 downto 0);
                                                                -- Select the address
                      : in
              register
                             STD_LOGIC_VECTOR (1 downto 0); -- Select the address
           SelRo
                      : in
33
              register
          Ri
                      : in
                              STD_LOGIC_VECTOR (15 downto 0); -- The input
                      : out STD_LOGIC_VECTOR (15 downto 0)); -- The output
35
          Ro
  end ar;
  architecture Behavioral of ar is
    component reg16 IS
39
           (I : in std_logic_vector(15 downto 0);
clock : in std_logic;
      port(I
41
            enable : in std_logic;
           reset : in std_logic;
Q : out std_logic_vector(15 downto 0)
43
          );
45
    end component;
47
    signal ROE : std_logic; -- Enable signals
                 : std_logic;
    signal R1E
49
    signal
            R2E
                  : std_logic;
            input : std_logic_VECTOR (15 downto 0);
    signal
51
                 : std_logic_VECTOR (15 downto 0);
    signal Q0
            Q1
                  : std_logic_VECTOR (15 downto 0);
    signal
                  : std_logic_VECTOR (15 downto 0);
    signal Q2
55 BEGIN
      reg_0 : reg16 port map(input, clk, ROE, '0', Q0);
reg_1 : reg16 port map(input, clk, R1E, '0', Q1);
57
      reg_2 : reg16 port map(input, clk, R2E, '0', Q2);
59
    SetInput: process(clk, enable, SelRi, Ri)
```

```
BEGIN
       ROE <= '0';
R1E <= '0';
63
       R2E <= '0';
       IF enable = '1' THEN
65
          case SelRi IS
           WHEN "00" =>
67
             ROE <= '1';
            WHEN "01" =>
69
             R1E <= '1';
            WHEN "10" =>
71
              R2E <= '1';
            WHEN others =>
73
              NULL; -- None of them are enabled
          END CASE;
75
       END IF;
     end process;
77
     -- Select if 1 or 2 Bytes is to be written and if
     SetNumBytes: process(clk, Ri, SelRi, ByteInput, Sel8Bit, SelHighByte, Q0, Q1, Q2)
     BEGIN
81
       IF Sel8Bit = '0' THEN
         input <= Ri;
83
       ELSE
          if SelHighByte = '1' THEN
85
            input(15 downto 8) <= ByteInput;</pre>
            case SelRi IS
87
              WHEN "00" =>
                input(7 downto 0) <= Q0(7 downto 0);
89
              WHEN "01" =>
                input(7 downto 0) <= Q1(7 downto 0);</pre>
91
              WHEN others =>
               input(7 downto 0) <= Q2(7 downto 0);
            END CASE;
95
          else
            input(7 downto 0) <= ByteInput;</pre>
            case SelRi IS
WHEN "00" =>
97
                input(15 downto 8) <= Q0(15 downto 8);
99
              WHEN "01" =>
                input(15 downto 8) <= Q1(15 downto 8);
              WHEN others =>
                input(15 downto 8) <= Q2(15 downto 8);
103
            END CASE;
         END IF;
105
       END IF;
     end process;
107
     -- Set the output Ro
     WITH SelRo SELECT
     Ro <= QO WHEN "00",
111
           Q1 WHEN "01",
           Q2 WHEN others;
113
   end Behavioral;
```

Listing 9: processor/cpu.vhd

```
-- Company:
3 -- Engineer:
--
5 -- Create Date: 16:09:46 09/15/2010
-- Design Name:
7 -- Module Name: cpu - cpu_arch
-- Project Name:
9 -- Target Devices:
-- Tool versions:
11 -- Description:
--
13 -- Dependencies:
--
15 -- Revision:
```

```
-- Revision 0.01 - File Created
17 -- Additional Comments:
  library IEEE;
21 use IEEE.STD_LOGIC_1164.ALL;
 --use IEEE.STD_LOGIC_ARITH.ALL;
23 --use IEEE.STD_LOGIC_UNSIGNED.ALL;
25 library work;
  use work.alu;
27 use work.cu;
  use work.ar:
29 use work.gpr;
  use work.sr;
31 use work.pc;
  ---- Uncomment the following library declaration if instantiating
35 ---- any Xilinx primitives in this code.
   --library UNISIM;
37 --use UNISIM.VComponents.all;
39 entity cpu is
    PORT (
41
         -- instruction bus
         inst_add : out std_logic_vector(11 downto 0); -- Address lines.
43
         inst_data : in std_logic_vector(15 downto 0); -- Data lines.
         inst_req : out std_logic;
                                                           -- Pulled low to request bus
            usage.
                                                           -- Pulled high to inform of
         inst_ack : in std_logic;
            request completion.
         -- data bus
47
                            std_logic_vector(15 downto 0); -- Address lines.
         data_add : out
         data_line : inout std_logic_vector(7 downto 0); -- Data lines.
49
         data_read : out std_logic;
                                                              -- High for a read request,
            low for a write request.
51
         data_req : out std_logic;
                                                              -- Pulled low to request bus
            usage.
         data_ack : inout std_logic;
                                                             -- Pulled high to inform of
           request completion.
         -- extras
                : in std_logic;
: in std_logic
         clk
55
        reset
       ):
57
  end cpu;
  architecture cpu_arch of cpu is
61
    component alu IS
                        STD_LOGIC_VECTOR (3 downto 0); -- Function (opcode)
       Port (f : in
                       STD_LOGIC_VECTOR (7 downto 0); -- Input x (Rx)
STD_LOGIC_VECTOR (7 downto 0); -- Input y (Ry)
             rx : in
63
                 : in
             ry
             ro : out STD_LOGIC_VECTOR (7 downto 0); -- Output Normaly (Ry)
65
             Cin : in STD_LOGIC;
                                                           -- Carry in
                        STD_LOGIC_VECTOR (15 downto 0)); -- Status register out Z(0),
             sr : out
                 C(1), N(2)
    END component;
     component ar is
69
                         : in
                                 STD_LOGIC;
      Port (clk
                       : in : in
             enable
                                 STD_LOGIC;
71
             Sel8Bit
                                 STD_LOGIC;
             SelHighByte : in
                                 STD_LOGIC;
73
             ByteInput : in
                                 STD_LOGIC_VECTOR (7 downto 0);
             SelRi
                         : in
                                 STD_LOGIC_VECTOR (1 downto 0);
                                                                   -- Select the address
75
                register
             SelRo
                         : in
                                 STD_LOGIC_VECTOR (1 downto 0);
                                                                    -- Select the address
                register
                         : in STD_LOGIC_VECTOR (15 downto 0); -- The input : out STD_LOGIC_VECTOR (15 downto 0)); -- The output
                         : in
             R.i
77
             Ro
    END component;
79
     component cu IS
```

```
Port (reset : in STD_LOGIC;
                                                              -- '0' for reset
                       : in STD_LOGIC;
                                                               -- clock
           clock
83
                       : out STD_LOGIC_VECTOR (3 downto 0); -- Function
           alu f
           alu_Cin
                                                              -- Carry in to ALU
85
                      : out STD_LOGIC;
           -- General Purpose Registers
87
           gpr_InSel
                       : out STD_LOGIC;
                                                               -- select the input path (0
               - cu, 1 - ALU)
                      : out STD_LOGIC;
                                                              -- enable write to GPR
           gpr_en
89
                       : out STD_LOGIC_VECTOR (2 downto 0);
           gpr_SelRx
                                                              -- select GPR output x
                      : out STD_LOGIC_VECTOR (2 downto 0);
: out STD_LOGIC_VECTOR (2 downto 0);
                                                              -- select GPR output y
           gpr_SelRy
91
                                                              -- select GPR input
           gpr_SelRi
                                                              -- input to GPR
                       : out STD_LOGIC_VECTOR (7 downto 0);
           gpr_Ri
           gpr_Rx
                       : in STD_LOGIC_VECTOR (7 downto 0);
                                                              -- output Rx from GPR
                         : in STD_LOGIC_VECTOR (7 downto 0); -- output Ry from GPR ,
95
           --gpr_Ry
              not used
           -- Status Register
97
           sr en
                     : out STD_LOGIC;
                                                               -- enable write to SR
                      : out STD_LOGIC;
                                                               -- reset SR
99
           sr_reset
           sr_Ro
                       : in STD_LOGIC_VECTOR (15 downto 0);
                                                              -- output from SR
           -- control unit doesnt write to SR, the ALU does
101
           -- Program Counter
                    : out STD_LOGIC;
                                                               -- enable write to PC
           pc_en
           pc_reset
                     : out STD_LOGIC;
                                                              -- reset PC
105
           pc_Ri
                       : out STD_LOGIC_VECTOR (15 downto 0); -- input to PC
                       : in STD_LOGIC_VECTOR (15 downto 0); -- output from PC
107
           pc_Ro
           -- Address Registers
109
                       : out STD_LOGIC;
                                                               -- enable write to AR
           ar_SelRi
                      : out STD_LOGIC_VECTOR (1 downto 0); -- select AR in
                      : out STD_LOGIC_VECTOR (1 downto 0); -- select AR out
: out STD_LOGIC_VECTOR (15 downto 0); -- input to AR
           ar_SelRo
113
           ar Ri
                       : in STD_LOGIC_VECTOR (15 downto 0); -- output from AR
           ar_Ro
           ar_sel8Bit : out STD_LOGIC;
                                                              -- only write half the {\tt AR}
115
           ar_selHByte : out STD_LOGIC;
                                                               -- high or low half of the
             AR to write
           ar_ByteIn : out STD_LOGIC_VECTOR (7 downto 0); -- 8 bit input to write
117
               half of AR
119
           -- Instruction memory
                     : out STD_LOGIC_VECTOR (11 downto 0); -- Instruction address
           inst_add
                       : in STD_LOGIC_VECTOR (15 downto 0); -- Instruction data
           inst_data
121
                                                              -- Request
                      : out STD_LOGIC;
           inst_req
           inst_ack
                       : in STD_LOGIC;
                                                               -- Instruction obtained
123
                       : out STD_LOGIC_VECTOR (15 downto 0); -- Data address
           data add
                       : inout STD_LOGIC_VECTOR (7 downto 0); -- Data
           data data
                                                              -- 1 for read, 0 for write
127
           data read
                       : out STD LOGIC:
                                                              -- Request
           data_req
                      : out STD_LOGIC;
                       : in STD_LOGIC
                                                               -- Data written to/ read
           data_ack
129
               from
131
           );
     END component;
     component gpr is
133
                             STD_LOGIC;
       Port (clk
                     : in
                     : in
135
             enable
                              STD_LOGIC;
                      : in
                              STD_LOGIC_VECTOR (2 downto 0); -- The Rx output selection
             SelRx
                value
                              STD_LOGIC_VECTOR (2 downto 0); -- The Ry output selection
137
             SelRv
                     : in
                value
             SelRi : in
                              STD_LOGIC_VECTOR (2 downto 0); -- The Ri input selection
                value
             SelIn : in
                              STD_LOGIC; -- Select where the input should be from the CU
139
                 or CDB
             RiCU
                              STD_LOGIC_VECTOR (7 downto 0); -- Input from the Control
                    : in
                Unit
             RiCDB : in
                              STD_LOGIC_VECTOR (7 downto 0); -- Input from the Common
141
                Data Bus
                      : out STD_LOGIC_VECTOR (7 downto 0); -- The Rx output
```

```
: out STD_LOGIC_VECTOR (7 downto 0)); -- The Ry output
143
             Rу
     END component;
      component sr is
145
       Port (clk
                        : in STD_LOGIC;
                       : in STD_LOGIC;
147
              enable
                        : in
                              STD_LOGIC;
              reset
                        : in STD_LOGIC_VECTOR (15 downto 0); -- The input to the SR : out STD_LOGIC_VECTOR (15 downto 0)); -- The output from SR
              Ri
149
              Ro
     END component;
151
     component pc is
       Port (clk
                        : in STD_LOGIC;
153
              enable
                        : in STD_LOGIC;
155
              reset
                        : in
                              STD_LOGIC;
              Ri
                        : in STD_LOGIC_VECTOR (15 downto 0); -- The input to the SR
              Ro
                        : out STD_LOGIC_VECTOR (15 downto 0)); -- The output from SR
157
     END component;
159
     signal alu_Cin
                         : std_logic;
     signal alu_f
                         : std_logic_vector(3 downto 0);
                         : std_logic_vector(7 downto 0);
     signal alu_rx
161
                         : std_logic_vector(7 downto 0);
     signal alu_ry
163
     signal sr_reset
                         : std_logic;
     signal sr_enable : std_logic;
165
     signal sr_Ro
                         : std_logic_vector(15 downto 0);
                         : std_logic_vector(15 downto 0);
167
     signal sr_input
     signal ar_enable
                         : STD_LOGIC;
                                                                -- enable write to AR
169
     signal ar_SelRi
                          : STD_LOGIC_VECTOR (1 downto 0);
                                                               -- select AR in
                          : STD_LOGIC_VECTOR (1 downto 0); -- select AR out
     signal ar_SelRo
171
     signal ar_Ri
                          : STD_LOGIC_VECTOR (15 downto 0); -- input to AR
     signal ar_Ro
                          : STD_LOGIC_VECTOR (15 downto 0); -- output from AR
173
     signal ar_sel8Bit : STD_LOGIC;
                                                                -- only write half the AR
     signal ar_selHByte : STD_LOGIC;
                                                                -- high or low half of the {\tt AR}
         to write
                         : STD_LOGIC_VECTOR (7 downto 0); -- 8 bit input to write half
     signal ar_ByteIn
         of AR
177
     signal pc_reset
                         : std_logic;
179
     signal pc_enable : std_logic;
     signal pc_Ri
                         : std_logic_vector(15 downto 0);
181
     signal pc_Ro
                         : std_logic_vector(15 downto 0);
     signal gpr_InSel : std_logic;
183
     signal gpr_enable : std_logic;
     signal gpr_SelRx : std_logic_vector(2 downto 0);
185
     signal gpr_SelRy : std_logic_vector(2 downto 0);
     signal gpr_SelRi : std_logic_vector(2 downto 0);
signal gpr_RiCU : std_logic_vector(7 downto 0);
187
     signal gpr_RiCDB : std_logic_vector(7 downto 0);
189
   begin
191
     a: alu port map(
                     => alu_f,
193
                f
                rx
                     => alu_rx,
                     => alu_ry,
195
                rv
                ro
                     => gpr_RiCDB,
                Cin => alu_Cin,
                      => sr_input
                sr
               );
199
     c: cu port map(
201
                reset
                           => reset, -- '0' for reset
                clock
                           => clk, -- clock
203
                alu_f
                           => alu_f,-- Function
                alu_Cin
                           => alu_Cin, -- Carry into the ALU
207
                -- General Purpose Registers
                gpr_InSel \Rightarrow gpr_InSel, -- select the input path (0 - cu, 1 - ALU)
209
                          => gpr_enable, -- enable write to GPR
                gpr_SelRx => gpr_SelRx, -- select GPR output x
211
                gpr_SelRy => gpr_SelRy, -- select GPR output y
gpr_SelRi => gpr_SelRi, -- select GPR input
213
```

```
=> gpr_RiCU, -- input to GPR
                gpr_Ri
                           => alu_rx,-- Rx from GPR
=> alu_ry,-- Ry from GPR
                gpr_Rx
215
                 --gpr_Ry
217
                -- Status Register
                           => sr_enable, -- enable write to SR
                sr_reset => sr_reset, -- reset SR
221
                sr_Ro
                       => sr_Ro, -- output from SR
                 -- control unit doesnt write to SR, the ALU does
223
                -- Program Counter
                pc_en
                        => pc_enable, -- enable write to PC
225
                pc_reset => pc_reset, -- reset PC
                pc_Ri
227
                           => pc_Ri, -- input to PC
                pc_Ro
                           => pc_Ro, -- output from PC
229
                -- Address Registers
                             => ar_enable,
                                               -- enable write to {\tt AR}
231
                ar_en
                                              -- select AR in
                             => ar_SelRi,
                ar_SelRi
                             => ar_SelRo,
                                              -- select AR out
233
                ar_SelRo
                ar_sel8Bit => ar_sel8Bit,
235
                ar_selHByte => ar_selHByte,
                ar_ByteIn => ar_ByteIn,
237
                ar_Ri
                             => ar_Ri,
                                               -- input to AR
                ar_Ro
                             => ar_Ro,
                                               -- output from AR
239
                -- Instruction memory
                inst_add => inst_add ,-- Instruction address
241
                inst_data => inst_data, -- Instruction data
                inst_req => inst_req ,-- Request
inst_ack => inst_ack ,-- Instruction obtained
245
                data_add => data_add ,-- Data address
                data_data => data_line,-- Data
247
                data_read => data_read, -- 1 for read, 0 for write
                data_req => data_req ,-- Request
data_ack => data_ack -- Data written to/ read from
249
              );
     address : ar port map(
253
                clk
                             => clk,
                enable
                             => ar_enable,
                Sel8Bit
                             => ar_Sel8Bit,
255
                SelHighByte => ar_selHByte,
                             => ar_ByteIn,
257
                ByteInput
                             => ar_SelRi,
                SelRi
                SelRo
                             => ar_SelRo,
                Ri
                             => ar_Ri,
                             => ar_Ro
261
                Ro
              );
263~\mathrm{g} : gpr port map(
                        => clk,
                clk
                enable => gpr_enable,
265
                SelRx => gpr_SelRx,
267
                SelRy
                       => gpr_SelRy,
                       => gpr_SelRi,
                SelRi
                SelIn
269
                       => gpr_InSel,
                RiCU
                        => gpr_RiCU,
                RiCDB => gpr_RiCDB,
271
                        => alu_rx,
                Rx
                        => alu_ry
                Rу
              );
275 s : sr port map(
                       => clk,
                clk
                enable => sr_enable,
277
                reset => sr_reset,
279
                Ri
                       => sr_input,
                        => sr_Ro
                Ro
                );
   programcounter: pc port map(
283
                clk
                         => clk,
                enable => pc_enable,
                reset => pc_reset,
285
                         => pc_Ri,
                Ri
```

```
287 Ro => pc_Ro
);
289 end cpu_arch;
```

Listing 10: processor/cu.vhd

```
-- Company:
3 -- Engineer:
 5 -- Create Date: 18:59:20 09/18/2010
  -- Design Name:
 7 -- Module Name: cu - Behavioral
  -- Project Name:
9 -- Target Devices:
  -- Tool versions:
11 -- Description: The control unit
13 -- Dependencies:
15 -- Revision:
  -- Revision 0.01 - File Created
17 -- Additional Comments:
19 -----
  library IEEE;
21 use IEEE.STD_LOGIC_1164.ALL;
 use IEEE.NUMERIC_STD.ALL;
23 use ieee.std_logic_arith.all;
  --use ieee.std_logic_unsigned.all;
27 library work;
  --use work.fulladder;
29 --use work.cpu.ALL;
31 -- Uncomment the following library declaration if using
  -- arithmetic functions with Signed or Unsigned values
33 --use IEEE.NUMERIC_STD.ALL;
35 -- Uncomment the following library declaration if instantiating
   - any Xilinx primitives in this code.
37 --library UNISIM;
  --use UNISIM. VComponents.all;
39
  entity cu is
                                                           -- '0' for reset
                    : in STD_LOGIC;
   Port (reset
41
          clock
                     : in STD_LOGIC;
                                                           -- clock
                    : out STD_LOGIC_VECTOR (3 downto 0); -- Function
          alu f
          alu_Cin
                    : out STD_LOGIC;
                                                           -- Carry in to ALU
45
          -- General Purpose Registers
47
          gpr_InSel
                    : out STD_LOGIC;
                                                           -- select the input path (0
              - cu, 1 - ALU)
          gpr_en
                     : out STD_LOGIC;
                                                           -- enable write to GPR
49
          gpr_SelRx
                     : out STD_LOGIC_VECTOR (2 downto 0);
                                                          -- select GPR output x
                    : out STD_LOGIC_VECTOR (2 downto 0);
                                                          -- select GPR output y
          gpr_SelRv
51
                     : out STD_LOGIC_VECTOR (2 downto 0);
                                                          -- select GPR input
          gpr_SelRi
                     : out STD_LOGIC_VECTOR (7 downto 0);
                                                          -- input to GPR
          gpr_Ri
53
          gpr_Rx
                     : in STD_LOGIC_VECTOR (7 downto 0);
                                                          -- output Rx from GPR
                       : in STD_LOGIC_VECTOR (7 downto 0); -- output Ry from GPR ,
          --gpr_Ry
             not used
          -- Status Register
          sr_en : out STD_LOGIC;
                                                           -- enable write to SR
          sr_reset
                     : out STD_LOGIC;
                                                           -- reset SR
59
                     : in STD_LOGIC_VECTOR (15 downto 0);
          sr_Ro
                                                          -- output from SR
          -- control unit doesnt write to SR, the ALU does
61
          -- Program Counter
63
                   : out STD_LOGIC;
                                                           -- enable write to PC
          pc_en
```

```
pc_reset : out STD_LOGIC;
                                                             -- reset PC
           pc_Ri
                      : out STD_LOGIC_VECTOR (15 downto 0); -- input to PC
           pc_Ro
                       : in STD_LOGIC_VECTOR (15 downto 0); -- output from PC
67
           -- Address Registers
69
                      : out STD_LOGIC;
                                                             -- enable write to AR
                      : out STD_LOGIC_VECTOR (1 downto 0); -- select AR in
           ar_SelRi
71
                     : out STD_LOGIC_VECTOR (1 downto 0); -- select AR out
           ar_SelRo
73
           ar Ri
                      : out STD_LOGIC_VECTOR (15 downto 0); -- input to AR
                       : in STD_LOGIC_VECTOR (15 downto 0); -- output from AR
           ar Ro
                                                             -- only write half the AR
           ar_sel8Bit : out STD_LOGIC;
           ar_selHByte : out STD_LOGIC;
                                                             -- high or low half of the
              AR to write
           ar_ByteIn : out STD_LOGIC_VECTOR (7 downto 0); -- 8 bit input to write
              half of AR
           -- Instruction memory
           inst_add : out STD_LOGIC_VECTOR (11 downto 0); -- Instruction address
                       : in STD_LOGIC_VECTOR (15 downto 0); -- Instruction data
           inst_data
                                                             -- Request
           inst_req
                     : out STD_LOGIC;
           inst_ack
                      : in STD_LOGIC;
                                                             -- Instruction obtained
83
                      : out STD_LOGIC_VECTOR (15 downto 0); -- Data address
           data_add
85
           data_data
                     : inout STD_LOGIC_VECTOR (7 downto 0); -- Data
                      : out STD_LOGIC;
                                                             -- 1 for read, 0 for write
           data_read
                      : out STD_LOGIC;
           data_req
                                                             -- Request
                      : in STD_LOGIC
                                                             -- Data written to/ read
89
           data_ack
              from
           );
  end cu;
95 architecture Behavioral of cu is
     component fulladder16 IS
     Port (A : in STD_LOGIC_VECTOR(15 downto 0);
          B : in Cin : in
                       STD_LOGIC_VECTOR(15 downto 0);
          В
                       STD_LOGIC;
           Sum : out STD_LOGIC_VECTOR(15 downto 0);
101
           Cout : out STD_LOGIC
           );
     end component;
103
     type states is (reset_state, fetch, decode, execute);
105
     signal state : states := reset_state;
     signal next_state : states := reset_state;
107
                       : std_logic_vector(15 downto 0); -- unprocessed instruction
109
     signal opcode
     -- Decoded data
111
     signal rx : std_logic_vector(2 downto 0);
     signal ry : std_logic_vector(2 downto 0);
     signal ay : std_logic_vector(1 downto 0);
115
     -- Indicates what needs to be executed
117
     signal write_gpr : std_logic;
     signal write_sr
                         : std_logic;
     signal write_pc
119
                        : std logic:
                       : std_logic;
     signal write_ar
121
     signal write_memory : std_logic;
     -- full adders
123
     signal
             A16
                          : std_logic_vector(15 downto 0);
125
     signal
              B16
                          : std_logic_vector(15 downto 0);
              AdderCin16
                         : std_logic;
     signal
     signal
              Sum16
                          : std_logic_vector(15 downto 0);
127
             AdderCout16 : std_logic;
     signal
     signal v : STD_LOGIC_VECTOR(7 downto 0); -- 8-bit immediate
131
133 BEGIN
     Adder16: fulladder16 port map(A16, B16, AdderCin16, Sum16, AdderCout16);
```

```
135
      -- Process instruction
137
      -- Assumes all instructions are valid
      process(clock, state, opcode, gpr_Rx, sr_Ro, pc_Ro, ar_Ro, inst_data, inst_ack,
          data_data, data_ack,
               rx, ry, ay, v, write_gpr, write_sr, write_pc, write_ar, write_memory)
      BEGIN
141
        if rising_edge(clock) then
          case state is
143
            when reset_state =>
               sr_reset <= '0';</pre>
               pc_reset <= '0';</pre>
145
               next_state <= fetch;</pre>
             when fetch =>
               sr_reset <= '1';</pre>
149
               pc_reset <= '1';</pre>
151
               gpr_en <= '0';
               sr_en <= '0';
153
               pc_en <= '0';
               ar_en <= '0';
157
               write_gpr <= '0';</pre>
               write_sr <= '0';
               write_pc <= '0';
159
               write_ar <= '0';
               write_memory <= '0';</pre>
161
               inst_add <= pc_Ro(11 downto 0);</pre>
               if inst_ack = '0' then
                 inst_req <= '1';
165
               else
                 opcode <= inst_data;</pre>
167
                 inst_req <= '0';</pre>
169
                 -- increment program counter
171
                 AdderCin16 <= '1';
                 A16 <= PC_Ro;
                 B16 <= "00000000000000000";
173
                 pc_Ri <= Sum16;</pre>
                 pc_en <= '1';
175
                 next_state <= decode;</pre>
177
               end if:
179
             when decode =>
               pc_en <= '0';
181
               -- ALU
               if opcode(15) = '0' and opcode(10) = '0' and not opcode(14 downto 11) =
183
                    "0010" then
                 ry <= opcode(7 downto 5);</pre>
185
                 rx <= opcode(2 downto 0);</pre>
187
                 gpr_SelRy <= ry;</pre>
                 gpr_SelRx <= rx;</pre>
189
                 gpr_SelRi <= ry;</pre>
                 gpr_InSel <= '1';</pre>
191
                 alu_f <= opcode(14 downto 11);</pre>
                 alu_Cin <= sr_Ro(1); -- Carry
193
                 if not opcode(14 downto 11) = "0110" then -- CMP doesnt write to gpr, all
195
                       others do
                   write_gpr <= '1';</pre>
                 end if:
197
                 write_sr <= '1';
199
                 next_state <= execute;</pre>
201
               -- Branching
               elsif opcode(11 downto 10) = "11" then
203
```

```
v <= "00000000"; -- initialise v
205
                 if opcode(15) = '1' then
207
                   case opcode(14 downto 12) is
                     when "000" => -- BEQ
if sr_Ro(0) = '1' then -- Z=1
209
                         v <= opcode(9 downto 2);</pre>
211
                        end if;
213
                      when "001" => -- BNE
                        if sr_Ro(0) = '0' then -- Z=0
215
                          v <= opcode(9 downto 2);</pre>
                        end if;
                      when "010" => -- BLT
217
                        if sr_Ro(0) = '0' and sr_Ro(2) = '1' then -- Z=0 and N=1
                         v <= opcode(9 downto 2);</pre>
219
                        end if;
                      when "011" => -- BGT
                        if sr_Ro(0) = '0' and sr_Ro(2) = '0' then -- Z=0 and N=0
223
                          v <= opcode(9 downto 2);</pre>
                        end if;
                      when "100" => -- BC
225
                        if sr_Ro(1) = '1' then -- C=1
                         v <= opcode(9 downto 2);</pre>
227
                        end if;
                      when "101" => -- BNC
                        if sr_Ro(1) = '0' then -- C=0
                          v <= opcode(9 downto 2);</pre>
231
                        end if;
                      when "110" => -- RJMP
233
                        v <= opcode(9 downto 2);</pre>
235
                     when others =>
                       v <= "00000000";
                   end case;
239
                   -- PC <- PC + v
                   AdderCin16 <= '0';
241
                   A16 <= PC_Ro;
                   B16 <= "00000000" & v;
243
                   pc_Ri <= Sum16;</pre>
                 elsif opcode(15 downto 12) = "0111" then -- JMP
247
                   ay <= opcode(6 downto 5);</pre>
                   -- PC <- ay
249
                   ar_SelRo <= ay;
                   pc_Ri <= ar_Ro;</pre>
251
                 else
                   -- should not reach here
                   pc_Ri <= pc_Ro; -- no change</pre>
255
                 end if:
                 write_pc <= '1';
257
                 next_state <= execute;</pre>
259
               -- Addressing
               else
                 gpr_Insel <= '0';</pre>
263
                 case opcode(12 downto 10) is
265
                   when "001" => -- Load
267
                     if opcode(15) = '1' then -- immediate
                       rx <= '0' & opcode(1 downto 0);
                        v <= opcode(9 downto 2);</pre>
271
                        -- rx <- v
                        gpr_SelRi <= rx;</pre>
273
                        gpr_Ri <= v;</pre>
                        write_gpr <= '1';</pre>
275
                        next_state <= execute;</pre>
                                                   -- direct
277
                      else
```

```
rx <= opcode(2 downto 0);</pre>
279
                        ay <= opcode(6 downto 5);</pre>
                        -- rx <- [ay]
281
                        gpr_SelRi <= rx;</pre>
                        ar_selRo <= ay;
                        data_add <= ar_Ro;
285
                        data_read <= '1';</pre>
                        if data_ack = '0' then -- request data
                          data_req <= '1';
287
                        else
                                                   -- data obtained
                          gpr_Ri <= data_data;</pre>
289
                          data_req <= '0';
                          write_gpr <= '1';
291
293
                          case opcode(14 downto 13) is
                            when "01" =>
                                                   -- auto increment
                              AdderCin16 <= '1';
295
                              A16 <= ar_Ro;
                              B16 <= "0000000000000000";
297
                              ar_selRi <= ay;
299
                               ar_sel8bit <= '0';
                              ar_Ri <= Sum16;
301
                               write_ar <= '1';
                            when "10" =>
                                                        -- auto decrement
                              AdderCin16 <= '0';
303
                               A16 <= ar_Ro;
                              B16 <= "111111111111111";
305
                              ar_selRi <= ay;
307
                               ar_sel8bit <= ',0';
                              ar_Ri <= Sum16;
309
                               write_ar <= '1';
                             when others =>
                              -- do nothing
311
                          end case;
                          next_state <= execute;</pre>
313
                        end if:
315
                      end if;
                   when "101" => -- Store
317
                     if opcode(15) = '1' then -- immediate
                       ay <= opcode(1 downto 0);</pre>
319
                        v <= opcode(9 downto 2);</pre>
                        -- [ay] <- v
323
                        ar_selRo <= ay;
                        data_add <= ar_Ro;</pre>
                        data_read <= '0';
325
                        data_data <= v;</pre>
                        write_memory <= '1';</pre>
327
                        next_state <= execute;</pre>
                                                   -- direct
329
                      else
                       rx <= opcode(2 downto 0);</pre>
331
                        ay <= opcode(6 downto 5);</pre>
333
                        -- [ay] <- rx
                        gpr_selRx <= rx;</pre>
                        ar_selRo <= ay;</pre>
335
                        data_add <= ar_Ro;</pre>
                        data_read <= '0';</pre>
337
                        data_data <= gpr_Rx;</pre>
339
                        write_memory <= '1';</pre>
                        case opcode(14 downto 13) is
341
                          when "01" =>
                                                      -- auto increment
                            AdderCin16 <= '1';
343
                            A16 <= ar_Ro;
                            B16 <= "0000000000000000";
345
                            ar_selRi <= ay;
ar_sel8bit <= '0';</pre>
347
                            ar_Ri <= Sum16;
                            write_ar <= '1';
349
                          when "10" =>
                                                     -- auto decrement
```

```
351
                               AdderCin16 <= '0';
                               A16 <= ar_Ro;
B16 <= "111111111111111";
353
                               ar_selRi <= ay;
ar_sel8bit <= '0';
355
                               ar_Ri <= Sum16;
write_ar <= '1';
357
                             when others =>
359
                               -- do nothing
                           end case;
361
                          next_state <= execute;</pre>
                        end if;
363
                     when "100" => -- Move
if opcode(9) = '1' then
365
                          rx <= opcode(2 downto 0);</pre>
                          ay <= opcode(6 downto 5);</pre>
                          -- ayn <- rx
369
                          gpr_selRx <= rx;</pre>
                          ar_selRi <= ay;
ar_sel8bit <= '1';
371
                          ar_ByteIn <= gpr_Rx;
373
                          if opcode(8) = '1' then
                                                             -- high
                            ar_selHByte <= '1';
                                                              -- low
                           else
377
                            ar_selHByte <= '0';
                           end if;
379
                          write_ar <= '1';
381
                          next_state <= execute;</pre>
                        elsif opcode(4) = '1' then
  rx <= opcode(7 downto 5);</pre>
385
                           ay <= opcode(1 downto 0);</pre>
387
                          -- rx <- ayn
                          gpr_selRi <= rx;</pre>
389
                           ar_selRo <= ay;
                           if opcode(3) = '1' then -- high
393
                            gpr_Ri <= ar_Ro(15 downto 8);</pre>
                            gpr_Ri <= ar_Ro(7 downto 0);</pre>
395
                           end if;
397
                          write_gpr <= '1';</pre>
                          next_state <= execute;</pre>
401
                          rx <= opcode(2 downto 0);</pre>
                          ry <= opcode(7 downto 5);
403
                           -- ry <- rx
405
                          gpr_SelRx <= rx;</pre>
                           gpr_SelRi <= ry;</pre>
                          gpr_Ri <= gpr_Rx;</pre>
409
                          write_gpr <= '1';</pre>
                          next_state <= execute;
411
                        end if;
413
                     when others =>
                        -- should not reach here
417
                  end case;
419
               end if;
421
423
              when execute =>
```

```
gpr_en <= write_gpr;</pre>
                sr_en <= write_sr;</pre>
425
                pc_en <= write_pc;</pre>
                ar_en <= write_ar;
if write_memory = '1' then
   if data_ack = '0' then -- request write</pre>
427
                    data_req <= '1';
431
                   else
                                                 -- data written
                    data_req <= '0';
                    next_state <= fetch;</pre>
433
                   end if;
                else
435
                  next_state <= fetch;</pre>
437
                end if;
439
              when others =>
                -- shouldnt reach here
                next_state <= reset_state;</pre>
441
           end case;
443
        end if;
      end process;
445
      process(clock, reset, next_state)
447
      BEGIN
        if reset = '0' then
          state <= reset_state;</pre>
449
        elsif rising_edge(clock) then
          state <= next_state;</pre>
451
        end if;
      end process;
455 end Behavioral;
```

Listing 11: processor/fulladder.vhd

```
______
2 -- Company:
  -- Engineer:
  -- Create Date: 18:59:20 09/18/2010
6 -- Design Name:
  -- Module Name: fulladder - Behavioral
8 -- Project Name:
  -- Target Devices:
10 -- Tool versions:
  -- Description:
12 --
  -- Dependencies:
14 --
  -- Revision:
16 -- Revision 0.01 - File Created
  -- Additional Comments:
18 --
20 library IEEE;
  use IEEE.STD_LOGIC_1164.ALL;
  entity fulladder is
                   STD_LOGIC;
24
   Port (Ax : in
         Вx
             : in
                    STD_LOGIC;
             : in
                    STD_LOGIC;
         Ci
26
         Sx
             : out
                    STD_LOGIC;
             : out STD_LOGIC
         Co
28
         );
30 end fulladder;
  architecture arch_fulladder of fulladder is
34 BEGIN
    process(Ax, Bx, Ci)
   BEGIN
36
     Sx <= (Ax XOR Bx) XOR Ci;
```

```
Co <= (Ax and Bx) or (Ax and Ci) OR (Bx AND Ci);
      end process;
40 end arch_fulladder;
44 library IEEE;
   use IEEE.STD_LOGIC_1164.ALL;
   entity fulladder8 is
                           STD_LOGIC_VECTOR( 7 downto 0);
     Port (A : in
                            STD_LOGIC_VECTOR( 7 downto 0);
                   : in
             Cin : in
                            STD_LOGIC;
             Sum : out STD_LOGIC_VECTOR( 7 downto 0);
             Cout : out STD_LOGIC
52
             );
54 end fulladder8;
56 architecture arch_fulladder8 of fulladder8 is
      component fulladder IS
      Port (Ax : in
                            STD_LOGIC;
             Вx
                   : in
                            STD_LOGIC;
             Ci : in
                            STD_LOGIC;
60
             Sx : out STD_LOGIC;
Co : out STD_LOGIC
             );
      end component;
      signal Carry : std_logic_vector(8 downto 0);
66 BEGIN
      Carry(0) <= Cin;</pre>
68
        FAO: fulladder PORT MAP(A(0), B(0), Carry(0), Sum(0), Carry(1));
        FA1: fulladder PORT MAP(A(1), B(1), Carry(1), Sum(1), Carry(2));
        FA2: fulladder PORT MAP(A(2), B(2), Carry(2), Sum(2), Carry(3));
FA3: fulladder PORT MAP(A(3), B(3), Carry(3), Sum(3), Carry(4));
        FA4: fulladder PORT MAP(A(4), B(4), Carry(4), Sum(4), Carry(5));
        FA5: fulladder PORT MAP(A(5), B(5), Carry(5), Sum(5), Carry(6));
FA6: fulladder PORT MAP(A(6), B(6), Carry(6), Sum(6), Carry(7));
FA7: fulladder PORT MAP(A(7), B(7), Carry(7), Sum(7), Carry(8));
74
76
      Cout <= Carry(8);</pre>
   end arch_fulladder8;
   library IEEE;
84 use IEEE.STD_LOGIC_1164.ALL;
86 entity fulladder16 is
                           STD_LOGIC_VECTOR( 15 downto 0);
     Port (A : in
                            STD_LOGIC_VECTOR( 15 downto 0);
             В
                   : in
             Cin : in
                            STD_LOGIC;
             Sum : out STD_LOGIC_VECTOR( 15 downto 0);
Cout : out STD_LOGIC
90
             );
92
   end fulladder16;
   architecture arch_fulladder16 of fulladder16 is
     component fulladder IS
96
      Port (Ax : in
                           STD_LOGIC;
                            STD_LOGIC;
                  : in
98
            Вx
             Ci : in
                            STD_LOGIC;
                  : out STD_LOGIC;
: out STD_LOGIC
             Sx
100
             Co
             );
      end component;
                      : std_logic_vector(16 downto 0);
104
     signal Carry
   BEGIN
      Carry(0) <= Cin;</pre>
106
        FAO: fulladder PORT MAP(A(0), B(0), Carry(0), Sum(0), Carry(1));
108
        FA1: fulladder PORT MAP(A(1), B(1), Carry(1), Sum(1), Carry(2));
FA2: fulladder PORT MAP(A(2), B(2), Carry(2), Sum(2), Carry(3));
```

```
FA3: fulladder PORT MAP(A(3), B(3), Carry(3), Sum(3), Carry(4));

FA4: fulladder PORT MAP(A(4), B(4), Carry(4), Sum(4), Carry(5));

FA5: fulladder PORT MAP(A(5), B(5), Carry(5), Sum(5), Carry(6));

114 FA6: fulladder PORT MAP(A(6), B(6), Carry(6), Sum(6), Carry(7));

FA7: fulladder PORT MAP(A(7), B(7), Carry(7), Sum(7), Carry(8));

116 FA8: fulladder PORT MAP(A(8), B(8), Carry(8), Sum(8), Carry(9));

FA9: fulladder PORT MAP(A(9), B(9), Carry(9), Sum(9), Carry(10));

118 FA10: fulladder PORT MAP(A(10), B(10), Carry(10), Sum(10), Carry(11));

FA11: fulladder PORT MAP(A(11), B(11), Carry(11), Sum(11), Carry(12));

FA12: fulladder PORT MAP(A(12), B(12), Carry(12), Sum(12), Carry(13));

FA13: fulladder PORT MAP(A(13), B(13), Carry(13), Sum(13), Carry(14));

122 FA14: fulladder PORT MAP(A(14), B(14), Carry(14), Sum(14), Carry(15));

FA15: fulladder PORT MAP(A(15), B(15), Carry(15), Sum(15), Carry(16));

124 Cout <= Carry(16);

126 end arch_fulladder16;
```

Listing 12: processor/gpr.vhd

```
2 -- Company:
  -- Engineer:
4 --
  -- Create Date: 18:59:20 09/18/2010
6 -- Design Name:
  -- Module Name: GPR - gpr_arch
 8 -- Project Name:
  -- Target Devices:
10 -- Tool versions:
  -- Description:
  -- Dependencies:
  -- Revision:
16 -- Revision 0.01 - File Created
  -- Additional Comments:
20 library IEEE;
  use IEEE.STD_LOGIC_1164.ALL;
  library work;
24 use work.reg8;
26 entity gpr is
    Port (clk
                   : in
                           STD_LOGIC;
           enable
                  : in
                           STD_LOGIC;
28
                           STD_LOGIC_VECTOR (2 downto 0); -- The Rx output selection
           SelRx
                   : in
              value
           SelRy : in
                           STD_LOGIC_VECTOR (2 downto 0); -- The Ry output selection
30
              value
                           STD_LOGIC_VECTOR (2 downto 0); -- The Ri input selection
           SelRi
                  : in
              value
           SelIn : in
                           STD_LOGIC; -- Select where the input should be from the CU
32
              or CDB
                           STD_LOGIC_VECTOR (7 downto 0); -- Input from the Control
           RiCU
                   : in
              Unit
                           STD_LOGIC_VECTOR (7 downto 0); -- Input from the Common Data
           RiCDB
                   : in
34
               Bus
                           STD_LOGIC_VECTOR (7 downto 0); -- The Rx output
                  : out
                    : out STD_LOGIC_VECTOR (7 downto 0)); -- The Ry output
          Ry
36
  end gpr;
40 architecture gpr_arch of gpr is
    component reg8 IS
      port(I : in std_logic_vector(7 downto 0);
    clock : in std_logic;
    enable : in std_logic;
42
44
           reset : in std_logic;
                  : out std_logic_vector(7 downto 0)
           Q
46
          );
```

```
end component;
     signal
              reset: std_logic := '0';
               input: std_logic_VECTOR (7 downto 0);
     signal
              ROE : std_logic; -- Enable signals
R1E : std_logic;
52
     signal
     signal
     signal
              R2E : std_logic;
54
              R3E : std_logic;
     signal
56
     signal
               R4E
                    : std_logic;
              R5E
                    : std_logic;
     signal
     signal
              R6E
                    : std_logic;
              R7E
     signal
                    : std_logic;
                    : std_logic_VECTOR (7 downto 0);
              ΩO
60
     signal
     signal
               Q1
                    : std_logic_VECTOR (7 downto 0);
     signal
              Q2
                    : std_logic_VECTOR (7 downto 0);
62
                    : std_logic_VECTOR (7 downto 0);
     signal
              QЗ
                    : std_logic_VECTOR (7 downto 0);
     signal
              04
                    : std_logic_VECTOR (7 downto 0);
     signal
              ۵5
                    : std_logic_VECTOR (7 downto 0);
     signal
              Q6
                    : std_logic_VECTOR (7 downto 0);
     signal
68 BEGIN
        reg_0 : reg8 port map(input, clk, ROE, reset, Q0);
        reg_1 : reg8 port map(input, clk, R1E, reset, Q1);
70
        reg_2 : reg8 port map(input, clk, R2E, reset, Q2);
reg_3 : reg8 port map(input, clk, R3E, reset, Q3);
        reg_4 : reg8 port map(input, clk, R4E, reset, Q4);
       reg_5 : reg8 port map(input, clk, R5E, reset, Q5);
reg_6 : reg8 port map(input, clk, R6E, reset, Q6);
reg_7 : reg8 port map(input, clk, R7E, reset, Q7);
74
76
      -- Select where the input should come from
78
        SelectInput: process(SelIn, RiCDB, RiCU)
        BEGIN
          IF SelIn = '1' THEN
              input <= RiCDB;
82
            input <= RiCU;
84
          END IF;
86
        END process;
      -- Set Ri the input
     SetInput: process(clk, enable, SelRi)
90
     BEGIN
        ROE <= '0';
        R1E <= '0';
92
        R2E <= '0';
        R3E <= '0';
94
        R4E <= '0';
        R5E <= '0';
        R6E <= '0';
        R7E <= '0';
98
       IF enable = '1' THEN
          case SelRi IS
100
            WHEN "000" =>
              ROE <= '1';
102
             WHEN "001" =>
              R1E <= '1';
             WHEN "010" =>
              R2E <= '1';
106
             WHEN "011" =>
              R3E <= '1';
108
             WHEN "100" =>
              R4E <= '1';
110
             WHEN "101" =>
               R5E <= '1':
             WHEN "110" =>
              R6E <= '1';
114
             WHEN "111" =>
               R7E <= '1';
116
             WHEN others =>
               NULL; -- None of them are enabled
118
          end case;
       END IF;
120
```

```
end process;
122
     -- Set the Rx output
     WITH SelRx SELECT
124
     Rx <= QO WHEN "000",
           Q1 WHEN "001",
126
           Q2 WHEN "010",
           Q3 WHEN "011",
128
            Q4 WHEN "100",
           Q5 WHEN "101",
130
           Q6 WHEN "110",
           Q7 WHEN others;
132
134 -- Set the Ry output
     WITH SelRy SELECT
     Ry <= QO WHEN "000",
136
           Q1 WHEN "001",
           Q2 WHEN "010",
138
           Q3 WHEN "011",
           Q4 WHEN "100",
140
           Q5 WHEN "101",
            Q6 WHEN "110",
           Q7 WHEN others;
   end gpr_arch;
```

Listing 13: processor/reg.vhd

```
2 -- Company:
   -- Engineer:
 4 --
  -- Create Date:
                       20:08:41 10/11/2010
 6 -- Design Name:
  -- Module Name:
                       register - Behavioral
8 -- Project Name:
   -- Target Devices:
10 -- Tool versions:
  -- Description:
12 --
   -- Dependencies:
14 --
  -- Revision:
16 -- Revision 0.01 - File Created
  -- Additional Comments:
20 library ieee;
  use ieee.std_logic_1164.all;
  entity reg8 is
       (I : in std_logic_vector(7 downto 0);
clock : in std_logic;
24 port(I
        enable : in std_logic;
        reset : in STD_LOGIC;
Q : out std_logic_vector(7 downto 0)
       );
30 end reg8;
32 architecture behv of reg8 is
  begin
34
     process(I, clock, enable, reset)
36
     begin
       IF reset = '1' THEN
Q <= (others => '0');
38
       {\tt ELSIF \ rising\_edge(clock) \ then}
        if enable = '1' then
40
          Q <= I;
        end if;
42
       end if;
44
```

```
end process;
46
   end behv;
48
  library ieee;
52 use ieee.std_logic_1164.all;
54 entity reg16 is
       (I : in std_logic_vector(15 downto 0);
clock : in std_logic;
enable : in std_logic;
reset : in STD_LOGIC;
   port(I
        Q
               : out std_logic_vector(15 downto 0)
       );
   end reg16;
62
   architecture behv of reg16 is
64 begin
     process(I, clock, enable, reset)
     begin
68
       IF reset = '1' THEN
          Q <= (others => '0');
       {\tt ELSIF \ rising\_edge(clock) \ then}
70
         if enable = '1' then
          Q <= I;
72
         end if;
       end if;
76
    end process;
78 end behv;
```

Listing 14: processor/spr.vhd

```
2 -- Company:
  -- Engineer:
   -- Create Date: 18:59:20 09/18/2010
 6 -- Design Name:
  -- Module Name: sr - sr_arch
 8 -- Project Name:
  -- Target Devices:
10 -- Tool versions:
   -- Description: The Special Purpose Register is 3, 16bit registers. One for the PC,
12 -- another for the SR and the third is the IR.
   -- Dependencies:
14 --
  -- Revision:
16 -- Revision 0.01 - File Created
  -- Additional Comments:
18 --
20 library IEEE;
  use IEEE.STD_LOGIC_1164.ALL;
  library work;
24 use work.reg16;
26 entity sr is
                     : in STD_LOGIC;
    Port (clk
           enable
                     : in
                            STD_LOGIC;
                     : in STD_LOGIC;
           reset
                     : in STD_LOGIC_VECTOR (15 downto 0); -- The input to the SR : out STD_LOGIC_VECTOR (15 downto 0)); -- The output from SR
           R.i
32 end sr;
34 architecture sr_arch of sr is
    component reg16 IS
```

```
(I : in std_logic_vector(15 downto 0);
clock : in std_logic;
enable : in std_logic;
reset : in STD_LOGIC;
                   : out std_logic_vector(15 downto 0)
40
          );
     end component;
42
   BEGIN
44 reg_sr : reg16 port map(Ri, clk, enable, reset, Ro);
   end sr_arch;
  library IEEE;
50 use IEEE.STD_LOGIC_1164.ALL;
52 entity pc is
              (clk : in STD_LOGIC;
enable : in STD_LOGIC;
     Port (clk
              reset : in STD_LOGIC;
                         : in STD_LOGIC_VECTOR (15 downto 0); -- The input to the SR : out STD_LOGIC_VECTOR (15 downto 0)); -- The output from SR
              Ri
              Ro
58 end pc;
  architecture pc_arch of pc is
    component reg16 IS
     port(I : in std_logic_vector(15 downto 0);
    clock : in std_logic;
    enable : in std_logic;
    reset : in STD_LOGIC;
    Q : out std_logic_vector(15 downto 0)
64
66
        );
      end component;
70 BEGIN
     reg_pc : reg16 port map(Ri, clk, enable, reset, Ro);
72 end pc_arch;
```

MMU

Listing 15: mmu/control_unit.vhd

```
1 -- Authors:
        Wim Looman, Forrest McKerchar
3
  library IEEE;
5 use IEEE.STD_LOGIC_1164.ALL;
7 library work;
  use work.mmu_types.all;
  entity mmu_control_unit is
    port (
11
       eoc
                     : in std_logic; -- High on muart has finished collecting data ??
13
                     : in std_logic; -- High on muart has finished transmitting data.
                     : in std_logic; -- ??
       readv
        data_read
                    : in std_logic; -- High if the data line is requesting a read, low
           for write.
                     : in std_logic; -- Low when the data address is valid and should be
        data_req
            read.
                     : in std_logic; -- High for memory address, not IO.
: in std_logic; -- Low when the instruction address is valid and
        data add 0
17
        inst_req
           should be read.
                    : in std_logic; -- High if latest input headers fetch request was
19
        inst_or_data_in : in std_logic; -- High if latest input packet was an
            instruction packet.
21
                     : in std_logic; -- High if latest input packet had read/write set.
                     : out std_logic; -- High to start muart writing data.
       write
23
        inst_or_data_out : out std_logic; -- High if current output packet is an
            instruction packet.
        inst_ack : out std_logic; -- Low when the inst is ready to be read by CPU.
           High otherwise.
                   : inout std_logic; -- Low when the data is ready to be read by CPU.
25
        data_ack
            High impedance otherwise.
        muart_input : out muart_input_state; -- State to multiplex the muart's input
       muart_output : out muart_output_state; -- State to multiplex the muart's output.
27
      clk
             : in std_logic
    );
  end mmu control unit:
31
  architecture mmu_control_unit_arch of mmu_control_unit is
33
    component data_control_unit is
      port (
                     : in std_logic; -- High on muart has finished collecting data ??
       eoc
35
                     : in std_logic; -- High on muart has finished transmitting data.
       eot
                     : in std_logic; -- ??
        ready
                     : in std_logic; -- High if the data line is requesting a read, low
        data read
           for write.
                     : in std_logic; -- Low when the data address is valid and should be
39
        data_req
            read.
        data_add_0
                    : in std_logic; -- High for memory address, not IO.
       write
                     : out std_logic; -- High to start muart writing data.
41
                     : inout std_logic; -- Low when the data is ready to be read by CPU.
        data_ack
            High impedance otherwise.
       muart_input : out muart_input_state; -- State to multiplex the muart's input
43
       muart_output : out muart_output_state; -- State to multiplex the muart's output.
      clk : in std_logic
45
      );
    end component;
47
    component inst_control_unit is
49
                     : in std_logic; -- High on muart has finished collecting data ??
       eoc
51
                     : in std_logic; -- High on muart has finished transmitting data.
       eot.
                     : in std_logic; -- ??
53
       ready
                     : in std_logic; -- Low when the instruction address is valid and
       inst_req
           should be read.
       write     : out std_logic; -- High to start muart writing data.
inst_or_data : out std_logic; -- High if current output packet is an instruction
55
```

```
packet.
                    : out std_logic; -- Low when the inst is ready to be read by CPU.
57
       inst_ack
           High otherwise.
       muart_input : out muart_input_state; -- State to multiplex the muart's input
       muart_output : out muart_output_state; -- State to multiplex the muart's output.
59
             : in std_logic
      clk
      );
61
    end component;
63
    signal data_write, inst_write, inst_inst_or_data_out : std_logic;
    signal data_muart_input, inst_muart_input : muart_input_state;
    signal data_muart_output , inst_muart_output : muart_output_state;
67 begin
    data_cu : data_control_unit port map (eoc, eot, ready, data_read, data_req,
       data_add_0, data_write, data_ack, data_muart_input, data_muart_output, clk);
    inst_cu : inst_control_unit port map (eoc, eot, ready, inst_req, inst_write,
        inst_inst_or_data_out, inst_ack, inst_muart_input, inst_muart_output, clk);
    inst_or_data_out <= inst_inst_or_data_out ;</pre>
    write <= inst_write or data_write;</pre>
73
    muart_input <= inst_muart_input when inst_inst_or_data_out = '1' else</pre>
        data_muart_input;
    muart_output <= inst_muart_output when inst_inst_or_data_out = '1' else</pre>
        data_muart_output;
75 end mmu_control_unit_arch;
```

Listing 16: mmu/data_control_unit.vhd

```
1 -- Authors:
          Wim Looman, Forrest McKerchar
  library IEEE;
5 use IEEE.STD_LOGIC_1164.ALL;
7 library work;
  use work.mmu_types.all;
  entity data_control_unit is
    port (
11
                    : in std_logic; -- High on muart has finished collecting data ??
       eoc
                    : in std_logic; -- High on muart has finished transmitting data.
                    : in std_logic; -- ??
       readv
                    : in std_logic; -- High if the data line is requesting a read, low
       data_read
          for write.
                    : in std_logic; -- Low when the data address is valid and should be
       data_req
            read.
                    : in std_logic; -- High for memory address, not IO.
17
       data_add_0
                    : out std_logic; -- High to start muart writing data.
       write
       data_ack
                    : inout std_logic; -- Low when the data is ready to be read by CPU.
           High impedance otherwise.
       muart_input : out muart_input_state; -- State to multiplex the muart's input
       muart_output : out muart_output_state; -- State to multiplex the muart's output.
21
             : in std_logic
      clk
    );
23
  end data_control_unit;
25
  architecture data_control_unit_arch of data_control_unit is
    type state_type is (idle, get_data, wait_clear);
27
    type m_state_type is (idle,
                           send_header, send_add_high, send_add_low, send_data,
                           get_header, get_add_high, get_add_low, get_data,
                          finished);
31
    type read_state_type is (idle, wait_data, read_data, pause, finished);
33
    type transmit_state_type is (idle, set_data, trans_data, pause, finished);
    signal state, next_state : state_type := idle;
    signal get_state, next_get_state : m_state_type := idle;
35
    signal reader_state, next_reader_state : read_state_type := idle;
    signal transmitter_state, next_transmitter_state : transmit_state_type := idle;
  begin
39
    data_fsm : process(state, data_req, clk) begin
     if (rising_edge(clk)) then
41
        case state is
```

```
when idle =>
               if (data_req = '0' and data_add_0 = '1') then
 43
                next_state <= get_data;</pre>
               end if;
 45
             when get_data =>
               if (get_state = finished) then
                 next_state <= wait_clear;</pre>
 49
               end if;
 51
             when wait_clear =>
               if (data_req = '1') then
  next_state <= idle;</pre>
53
               end if;
             when others =>
 57
              NULL;
          end case;
59
        end if;
      end process data_fsm;
 61
      get_data_fsm : process(state, clk) begin
        if rising_edge(clk) then
 65
          if state = get_data then
             case get_state is
               when idle =>
 67
                 next_get_state <= send_header;</pre>
 69
               when send_header =>
                 if transmitter_state = finished then
                   next_get_state <= send_add_low;</pre>
 73
                 end if;
               when send_add_low =>
75
                 if transmitter_state = finished then
                   next_get_state <= send_add_high;</pre>
 77
                 end if;
               when send_add_high =>
                 if transmitter_state = finished then
 81
                   if data_read = '1' then
                     next_get_state <= get_header;</pre>
 83
                   else
                     next_get_state <= send_data;</pre>
 85
                   end if;
                 end if;
 89
               when send_data =>
                 if transmitter_state = finished then
                   next_get_state <= finished;</pre>
91
                 end if;
93
               when get_header =>
                 if reader_state = finished then
                  next_get_state <= get_add_low;</pre>
97
                 end if;
               when get_add_low =>
99
                 if reader_state = finished then
                   next_get_state <= get_add_high;</pre>
                 end if;
103
               when get_add_high =>
                 if reader_state = finished then
105
                   next_get_state <= get_data;</pre>
107
                 end if:
               when get_data =>
                 if reader_state = finished then
  next_get_state <= finished;</pre>
111
                 end if;
113
               when finished =>
```

```
next_get_state <= idle;</pre>
115
117
               when others =>
                 NULL;
             end case;
119
          end if;
121
       end if;
      end process get_data_fsm;
      {\tt transmit\_fsm} \; : \; {\tt process}({\tt clk} \; , \; {\tt get\_state} \; , \; {\tt transmitter\_state} \; , \; {\tt eot}) \; \; {\tt begin}
125
        if rising_edge(clk) then
          if ((get_state = send_header) or
               (get_state = send_add_low) or
127
               (get_state = send_add_high) or
               (get_state = send_data)) then
129
             case transmitter_state is
               when idle =>
               if ready = '1' and eot = '0' then
133
                    next_transmitter_state <= set_data;</pre>
                 end if;
135
               when set_data =>
                 next_transmitter_state <= trans_data;</pre>
137
               when trans_data =>
                 next_transmitter_state <= pause;</pre>
141
               when pause =>
                 if eot = '1' then
143
                   next_transmitter_state <= finished;</pre>
                 end if;
145
               when finished =>
                 next_transmitter_state <= idle;</pre>
149
               when others =>
                 NULL;
151
             end case;
153
          end if;
        end if;
155
      end process transmit_fsm;
      read_fsm : process(clk, get_state, reader_state, eoc) begin
157
        if rising_edge(clk) then
          if ((get_state = get_header) or
159
               (get_state = get_add_low) or
               (get_state = get_add_high) or
161
               (get_state = get_data)) then
             case reader_state is
               when idle =>
                 next_reader_state <= wait_data;</pre>
165
               when wait_data =>
167
                 if eoc = '1' then
                   next_reader_state <= read_data;</pre>
169
                 end if;
               when read_data =>
                 next_reader_state <= pause;</pre>
173
               when pause =>
175
                 if eoc = '0' then
                   next_reader_state <= finished;</pre>
177
                 end if:
               when finished =>
                 next_reader_state <= idle;</pre>
181
               when others =>
183
                 NULL:
             end case;
185
          end if;
187
        end if;
```

```
end process read_fsm;
189
     switch_states : process(clk, next_state, next_get_state, next_reader_state,
         next_transmitter_state) begin
191
       if rising_edge(clk) then
         state <= next_state;</pre>
         get_state <= next_get_state;</pre>
193
         reader_state <= next_reader_state;</pre>
195
         transmitter_state <= next_transmitter_state;</pre>
       end if:
197
     end process switch_states;
     -- Outputs
199
     with state select
       data_ack <= '1' when wait_clear,
201
                            'Z' when idle,
                            '0' when others;
203
205
     with transmitter_state select
       write <= '1' when trans_data,
                        '0' when others;
207
     muart_input <= idle</pre>
                                    when transmitter_state /= set_data and
209
         transmitter_state /= trans_data else
                             header
                                           when get_state = send_header
                             data_add_high when get_state = send_add_high else
211
                             data_add_low when get_state = send_add_low else
                             data_data
                                          when get_state = send_data
213
                             idle;
    muart_output <= clear_data when state = idle</pre>
                                                                  else
217
                             idle
                                        when reader_state /= read_data else
                             header
                                        when get_state = get_header     else
                             data_data when get_state = get_data
                                                                          else
219
                             idle:
221 end data_control_unit_arch;
```

Listing 17: mmu/header_builder.vhd

```
1 -- Author:
  -- Forrest McKerchar
  -- builds a header to feed into the RS-232 link
  library IEEE;
7 use IEEE.STD_LOGIC_1164.ALL;
9 library work;
11 entity header_builder is
    port (
      read_write : in std_logic; -- 1 = read, 0 = write
      inst_data : in std_logic; -- 1 = inst, 0 = data
                 : out std_logic_vector(7 downto 0)
    );
17 end header_builder;
19 architecture header_builder_arch of header_builder is
   header(7) <= read_write or inst_data; -- reading from or writing to
                                                -- memory? (can't write
                                                -- instructions)
    header(6) <= '0'; -- reserved
    header(5) <= '0'; -- reserved
25
    header(4) <= '0'; -- reserved</pre>
    header(3) <= '0'; -- diagnostic
    header(2) <= '0'; -- diagnostic;
   header(1) <= '0'; -- 1 if data is being retrieved from RS-232 link
    header(0) <= inst_data; -- instruction data or data data?</pre>
31 end header_builder_arch;
```

Listing 18: mmu/header_decoder.vhd

```
-- Author:
          Forrest McKerchar
4 -- decodes a header received from the RS-232 link
6 library IEEE;
  use IEEE.STD_LOGIC_1164.ALL;
  library work;
  entity header_decoder is
   port (
12
                     : out std_logic; -- 1 = read, 0 = write
      read_write
      fetch_request : out std_logic;
                  : out std_logic; -- 1 = inst, 0 = data
                     : in std_logic_vector(7 downto 0)
18 end header_decoder;
20 architecture header_decoder_arch of header_decoder is
    read_write <= header(7); -- reading or writing? (should be 1 in this case)</pre>
    fetch_request <= header(1); -- fetch request? (should be 1n this case)</pre>
   inst_data <= header(0); -- instruction data or data data?</pre>
  end header_decoder_arch;
```

Listing 19: mmu/inst_control_unit.vhd

```
-- Authors:
           Wim Looman, Forrest McKerchar
4 library IEEE;
  use IEEE.STD_LOGIC_1164.ALL;
  library work;
8 use work.mmu_types.all;
10 entity inst_control_unit is
     port (
                      : in std_logic; -- High on muart has finished collecting data ??
: in std_logic; -- High on muart has finished transmitting data.
12
        eoc
        eot
                      : in std_logic; -- ??
        ready
14
                      : in std_logic; -- Low when the instruction address is valid and
        inst rea
            should be read.
                  : out std_logic; -- High to start muart writing data.
16
        inst_or_data : out std_logic; -- High if current output packet is an instruction
             packet.
                      : out std_logic; -- Low when the inst is ready to be read by CPU.
        inst ack
18
            High otherwise.
        muart_input : out muart_input_state; -- State to multiplex the muart's input
muart_output : out muart_output_state; -- State to multiplex the muart's output.
20
              : in std_logic
     );
22
  end inst_control_unit;
  architecture inst_control_unit_arch of inst_control_unit is
     type state_type is (idle, get_data, wait_clear);
26
     type m_state_type is (idle,
                             send_header,
                                              send_add_high,
                                                                 send add low.
28
                             get_header,
                                             get_add_high,
                                                                 get_add_low,
                             get_data_high, get_data_low,
                                                                 finished);
30
     type read_state_type is (idle, wait_data, read_data, pause, finished);
     type transmit_state_type is (idle, set_data, trans_data, pause, finished);
     signal state, next_state : state_type := idle;
     signal get_state, next_get_state : m_state_type := idle;
     signal reader_state, next_reader_state : read_state_type := idle;
    signal transmitter_state, next_transmitter_state : transmit_state_type := idle;
36
  begin
    inst_fsm : process(state, inst_req, clk) begin
38
       case state is
```

```
when idle =>
             if (inst_req = '0') then
               next_state <= get_data;</pre>
 42
             end if;
 44
           when get_data =>
             if (get_state = finished) then
 46
               next_state <= wait_clear;</pre>
 48
             end if;
           when wait_clear =>
             if (inst_req = '1') then
  next_state <= idle;</pre>
 52
             end if;
54
           when others =>
            NULL;
 56
        end case;
      end process inst_fsm;
      get_inst_fsm : process(state, clk) begin
 60
        if state = get_data then
          case get_state is
 62
             when idle =>
               next_get_state <= send_header;</pre>
 66
             when send_header =>
               if transmitter_state = finished then
                 next_get_state <= send_add_low;</pre>
 68
               end if;
 70
             when send_add_low =>
               if transmitter_state = finished then
                 next_get_state <= send_add_high;</pre>
 74
               end if;
 76
             when send_add_high =>
               if transmitter_state = finished then
                 next_get_state <= get_header;</pre>
 78
               end if;
 80
             when get_header =>
               if reader_state = finished then
 82
                 next_get_state <= get_add_low;</pre>
               end if;
 84
             when get_add_low =>
 86
               if reader_state = finished then
                 next_get_state <= get_add_high;</pre>
               end if:
 90
             when get_add_high =>
               if reader_state = finished then
  next_get_state <= get_data_low;</pre>
92
                end if;
 94
             when get_data_low =>
               if reader_state = finished then
                 next_get_state <= get_data_high;</pre>
98
100
             when get_data_high =>
               if reader_state = finished then
  next_get_state <= finished;</pre>
102
               end if;
             when finished =>
106
               next_get_state <= idle;</pre>
108
             when others =>
               NULL;
110
           end case;
112
        end if;
```

```
end process get_inst_fsm;
114
     transmit_fsm : process(clk, get_state, transmitter_state, eot) begin
       if ((get_state = send_header) or
116
            (get_state = send_add_low) or
            (get_state = send_add_high)) then
          case transmitter_state is
120
            when idle =>
              if ready = '1' and eot = '0' then
                next_transmitter_state <= set_data;</pre>
122
              end if;
124
            when set_data =>
              next_transmitter_state <= trans_data;</pre>
126
128
            when trans_data =>
              next_transmitter_state <= pause;</pre>
130
            when pause =>
              if eot = '1' then
132
                next_transmitter_state <= finished;</pre>
134
              end if;
136
            when finished =>
              next_transmitter_state <= idle;</pre>
138
            when others =>
              NULL;
140
          end case;
        end if;
142
     end process transmit_fsm;
144
     read_fsm : process(clk, get_state, reader_state, eoc) begin
       if ((get_state = get_header) or
146
            (get_state = get_add_low) or
            (get_state = get_add_high) or
148
            (get_state = get_data_low) or
            (get_state = get_data_high)) then
          case reader_state is
152
            when idle =>
              next_reader_state <= wait_data;</pre>
154
            when wait_data =>
              if eoc = '1' then
156
                next_reader_state <= read_data;</pre>
              end if;
158
160
            when read_data =>
              next_reader_state <= pause;</pre>
162
            when pause =>
              if eoc = '0' then
164
                next_reader_state <= finished;</pre>
166
              end if;
168
            when finished =>
              next_reader_state <= idle;</pre>
170
            when others =>
              NULL;
172
          end case;
174
       end if;
     end process read_fsm;
176
     switch_states : process(clk, next_state, next_get_state, next_reader_state,
         next_transmitter_state) begin
        if rising_edge(clk) then
178
         state <= next_state;</pre>
          get_state <= next_get_state;</pre>
180
          reader_state <= next_reader_state;</pre>
         transmitter_state <= next_transmitter_state;</pre>
182
       end if:
     end process switch_states;
```

```
-- Outputs
186
     with state select
       inst_ack <= '1' when wait_clear,</pre>
188
                           '0' when others;
     with state select
       inst_or_data <= '0' when idle,</pre>
192
                               '1' when others;
194
     with transmitter_state select
       write <= '1' when trans_data,</pre>
196
                        '0' when others;
200
     muart_input <= idle</pre>
                                   when transmitter_state /= set_data and
        transmitter_state /= trans_data else
                            header
                                          when get_state = send_header
                                                                                  else
202
                            inst_add_high when get_state = send_add_high
                                                                                  else
                            inst_add_low when get_state = send_add_low
                                                                                  else
                            idle:
204
                                     when reader_state /= read_data    else
206
     muart_output <= idle</pre>
                             header when get_state = get_header else
                             inst_data_high when get_state = get_data_high else
                             inst_data_low when get_state = get_data_low else
210
                             idle:
  end inst_control_unit_arch;
```

Listing 20: mmu/mmu.vhd

```
1 -- Authors:
          Wim Looman, Forrest McKerchar
  library IEEE;
5 use IEEE.STD_LOGIC_1164.ALL;
7 library work;
  use work.mmu_types.all;
9 use work.mmu_control_unit;
  use work.header_builder;
11 use work.header_decoder;
  use work.reg8;
  use work.minimal_uart_core;
15
    entity mmu_main is
17
      port (
        -- instruction bus
        inst_add : in std_logic_vector(11 downto 0); -- Address lines.
19
        inst_data : out std_logic_vector(15 downto 0); -- Data lines.
                                                        -- Pulled low to request bus
        inst_req : in std_logic;
           usage.
        inst_ack : out std_logic;
                                                        -- Pulled high to inform of
           request completion.
        -- data bus
23
        data_add : in
                          std_logic_vector(15 downto 0); -- Address lines.
        data_line : inout std_logic_vector(7 downto 0); -- Data lines.
25
        data_read : in std_logic;
                                                          -- High for a read request,
           low for a write request.
        data_req : in std_logic;
                                                          -- Pulled low to request bus
27
           usage.
        data_ack : inout std_logic;
                                                         -- Pulled high to inform of
           request completion.
        -- extras
                    : in std_logic;
        receive_pin : in std_logic;
31
        transfer_pin : out std_logic
      );
33
    end mmu_main;
35
    architecture mmu_arch of mmu_main is
```

```
component mmu_control_unit is
        port (
                        : in std_logic; -- High on muart has finished collecting data ??
39
          eoc
                        : in std_logic; -- High on muart has finished transmitting data.
          eot
                       : in std_logic; -- ??
41
          readv
                       : in std_logic; -- High if the data line is requesting a read,
          data_read
             low for write.
          data_req
                       : in std_logic; -- Low when the data address is valid and should
43
               be read.
          data_add_0 : in std_logic; -- High for memory address, not IO.
          inst_req
                       : in std_logic; -- Low when the instruction address is valid and
45
               should be read.
                       : in std_logic; -- High if latest input headers fetch request
              was set.
          inst_or_data_in : in std_logic; -- High if latest input packet was an
47
              instruction packet.
                       : in std_logic; -- High if latest input packet had read/write
              set.
                       : out std_logic; -- High to start muart writing data.
          write
49
          inst_or_data_out : out std_logic; -- High if current output packet is an
              instruction packet.
          inst_ack
                       : out std_logic; -- Low when the inst is ready to be read by
             CPU. High otherwise.
          data_ack
                      : inout std_logic; -- Low when the data is ready to be read by
              CPU. High impedance otherwise.
          muart_input : out muart_input_state; -- State to multiplex the muart's input
53
          muart_output : out muart_output_state; -- State to multiplex the muart's
              output.
          clk : in std_logic
55
        );
      end component;
57
      component header_builder is
        port (
          read_write : in std_logic; -- 1 = read, 0 = write
61
          inst_data : in std_logic; -- 1 = inst, 0 = data
                    : out std_logic_vector(7 downto 0)
63
          header
        );
65
      end component;
      component header_decoder is
        port (
                        : out std_logic; -- 1 = read, 0 = write
69
          read write
          fetch_request : out std_logic;
                      : out std_logic; -- 1 = inst, 0 = data
          inst_data
71
          header
                        : in std_logic_vector(7 downto 0)
        );
73
      end component;
75
      component minimal_uart_core is
        port(
77
          clock : in
                        std_logic;
                : out
                        std_logic;
79
          eoc
                : inout std_logic_vector(7 downto 0) := "ZZZZZZZZ";
          outp
                : in
                        std_logic;
          rxd
81
          txd
                : out
                        std_logic;
          eot
                : out
                        std_logic;
                : in
                        std_logic_vector(7 downto 0);
          inp
          ready : out
85
                        std_logic;
          wr
                : in
                        std_logic
        );
87
      end component;
89
      component reg8 IS
        port(
          Ι
                 : in std_logic_vector(7 downto 0);
          clock : in
                       std_logic;
93
          enable : in std_logic;
          reset : in std_logic;
Q : out std_logic_vector(7 downto 0)
95
        );
      end component;
```

```
signal eoc
                             : std_logic; -- High on muart has finished collecting data ??
101
                              : std_logic; -- High on muart has finished transmitting data.
        signal eot
                             : std_logic; -- ??
        signal ready
103
                             : std_logic; -- High if latest input headers fetch request
        signal fr
            was set.
105
        signal inst_or_data_in : std_logic; -- High if latest input packet was an
            instruction packet.
        signal rw
                             : std_logic; -- High if latest input packet had read/write
            set.
107
                             : std_logic; -- High to start muart writing data.
        signal write
        signal inst_or_data_out : std_logic; -- High if current output packet is an
109
            instruction packet.
        signal muart_input : muart_input_state; -- State to multiplex the muart's input
signal muart_output : muart_output_state; -- State to multiplex the muart's
111
            output.
        signal muart_out : std_logic_vector(7 downto 0);
113
        signal muart_in : std_logic_vector(7 downto 0);
        signal header_in : std_logic_vector(7 downto 0);
signal header_out : std_logic_vector(7 downto 0);
115
        signal inst_data_high_enable : std_logic;
117
        signal inst_data_low_enable : std_logic;
        signal data_data_enable : std_logic;
        signal data_line_tri : std_logic_vector(7 downto 0);
191
       begin
       muart : minimal_uart_core port map (clk, eoc, muart_out, receive_pin,
123
           transfer_pin, eot, muart_in, ready, write);
           : mmu_control_unit port map (eoc, eot, ready, data_read, data_req,
            data_add(0), inst_req, fr, inst_or_data_in, rw, write, inst_or_data_out,
            inst_ack, data_ack, muart_input, muart_output, clk);
           : header_builder port map (data_read, inst_or_data_out, header_out);
       hb
125
           : header_decoder port map (rw, fr, inst_or_data_in, header_in);
        idh : reg8 port map (muart_out, clk, inst_data_high_enable, '0', inst_data(15
127
            downto 8));
        idl : reg8 port map (muart_out, clk, inst_data_low_enable, '0', inst_data(7
            downto 0));
129
       dd : reg8 port map (muart_out, clk, data_data_enable,
                                                                         '0', data_line_tri);
       with muart_input select
131
          muart_in <= header_out
                                                                     when header.
                        "0000" & inst_add(11 downto 8)
                                                                     when inst_add_high,
                        inst_add(7 downto 0)
                                                                     when inst_add_low,
                        '0' & data_add(15 downto 9)
                                                                     when data_add_high,
135
                        data_add(8 downto 1)
                                                                     when data_add_low,
137
                        data_line
                                                                     when data_data,
                        (others => '0')
                                                                     when others:
139
       route_output : process(muart_output, muart_out) begin
          header_in <= (others => '0');
141
          inst_data_high_enable <= '0';</pre>
          inst_data_low_enable <= '0';</pre>
143
          data_data_enable <= '0';</pre>
145
          case muart_output is
            when header
              header_in <= muart_out;
147
149
            when inst_data_high =>
              inst_data_high_enable <= '1';</pre>
151
            when inst_data_low =>
              inst_data_low_enable <= '1';</pre>
153
            when data_data
155
              data_data_enable <= '1';</pre>
157
            when others =>
              NULL:
          end case;
159
       end process;
161
        data_line <= data_line_tri when data_add(0) = '1' and data_read = '1' else
```

Listing 21: mmu/mmu_types.vhd

Listing 22: mmu/muart/BRG.vhd

```
--***********************************
 2 --* Minimal UART ip core
  --* Author: Arao Hayashida Filho
                                       arao@medinovacao.com.br
  --*********************************
6 --*
  --* Copyright (C) 2009 Arao Hayashida Filho
  --* This source file may be used and distributed without
10 --* restriction provided that this copyright statement is not
  --* removed from the file and that any derivative work contains
12 --* the original copyright notice and the associated disclaimer.
^{14} --* This source file is free software; you can redistribute it
  --* and/or modify it under the terms of the GNU Lesser General
_{16} --* Public License as published by the Free Software Foundation;
  --* either version 2.1 of the License, or (at your option) any
18 --* later version.
20 --* This source is distributed in the hope that it will be
  --* useful, but WITHOUT ANY WARRANTY; without even the implied
22 --* warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR
  --* PURPOSE. See the GNU Lesser General Public License for more
24 --* details.
  --*
26 --* You should have received a copy of the GNU Lesser General
  --* Public License along with this source; if not, download it
28 --* from http://www.opencores.org/lgpl.shtml
32 library ieee;
  use ieee.std_logic_1164.all;
34 use ieee.std_logic_arith.all;
  use ieee.std_logic_unsigned."+";
  entity br_generator is
   generic (divider_width: integer := 16);
38
    port (
                : in std_logic;
40
     clock
     rx_enable : in std_logic;
     clk_txd : out std_logic;
tx_enable : in std_logic;
     clk_serial : out std_logic
44
    );
46 end br_generator;
48 architecture principal of br_generator is
    -- change the following constant to your desired baud rate
```

```
-- one hz equal to one bit per second
    signal count_brg : std_logic_vector(divider_width - 1 downto 0) := (others =>
         '0'):
    signal count_brg_txd : std_logic_vector(divider_width - 1 downto 0) := (others =>
52
         '0');
                      : std_logic_vector(divider_width - 1 downto 0) := x"0516";
    constant brdvd
        -- 38400 bps @ 50MHz
54
    begin
      txd : process (clock)
56
      begin
        if (rising_edge(clock)) then
58
          if (count_brg_txd = brdvd) then
                         <= '1';
            clk_txd
            count_brg_txd <= (others => '0');
           elsif (tx_enable = '1') then
62
            clk_txd <= '0';
            count_brg_txd <= count_brg_txd + 1;</pre>
64
          else
                         <= '0';
            clk_txd
66
            count_brg_txd <= (others => '0');
          end if;
        end if;
      end process txd;
70
      rxd : process (clock)
72
      begin
        if (rising_edge(clock)) then
74
          if (count_brg=brdvd) then
            count_brg <= (others => '0');
            clk_serial <= '1';</pre>
           elsif (rx_enable = '1') then
            count_brg <= count_brg+1;</pre>
            clk_serial <= '0';</pre>
80
           else
            count_brg <= '0' & brdvd(divider_width - 1 downto 1);</pre>
            clk_serial <= '0';
          end if;
        end if;
      end process rxd;
 end principal;
```

Listing 23: mmu/muart/serial.vhd

```
--* Minimal UART ip core
3 --* Author: Arao Hayashida Filho
                                    arao@medinovacao.com.br
7 --* Copyright (C) 2009 Arao Hayashida Filho
9 --* This source file may be used and distributed without
  --* restriction provided that this copyright statement is not
11 --* removed from the file and that any derivative work contains
  --* the original copyright notice and the associated disclaimer.
  --* This source file is free software; you can redistribute it
15 --* and/or modify it under the terms of the GNU Lesser General
  --* Public License as published by the Free Software Foundation;
17 --* either version 2.1 of the License, or (at your option) any
  --* later version.
  --* This source is distributed in the hope that it will be
21 --* useful, but WITHout ANY WARRANTY; without even the implied
  --* warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR
23 --* PURPOSE. See the GNU Lesser General Public License for more
  --* details.
 --* You should have received a copy of the GNU Lesser General
27 --* Public License along with this source; if not, download it
  --* from http://www.opencores.org/lgpl.shtml
```

```
--*****************************
  library IEEE;
33 use IEEE.STD_LOGIC_1164.ALL;
35 entity minimal_uart_core is
    port(
      clock : in
                     std_logic;
                    std_logic;
       eoc : out
      outp : inout std_logic_vector(7 downto 0) := "ZZZZZZZZZ";
      rxd
            : in
                    std_logic;
            : out
      txd
                     std_logic;
       eot : out
                    std_logic;
                     std_logic_vector(7 downto 0);
      inp
            : in
43
      ready : out
                     std_logic;
      wr
           : in
                   std_logic
    );
47 end minimal_uart_core;
49 architecture principal of minimal_uart_core is
    type state is (s0, s1, s2, s3, s4, s5, s6, s7, s8, s9);
    signal clk_serial
                             : std_logic := '0';
    signal start
                             : std_logic := '0';
    signal eocs, eoc1, eoc2 : std_logic := '0';
                            : std_logic := '0';
    signal rx_ck_enable
                             : std_logic := '0';
    signal receiving
                          : std_logic := '0';
: std_logic := '0';
    signal transmitting
    signal clk_txd
57
    signal txds
                             : std_logic := '1';
    signal eots
                             : std_logic := '0';
59
    signal inpl
                             : std_logic_vector(7 downto 0) := x"00";
                             : std_logic_vector(7 downto 0) := x"00";
    signal data
    signal atual_state, next_state, atual_state_txd, next_state_txd: state := s0;
                          : std_logic := '0';
63
    signal tx_enable
                             : std_logic := '0';
    signal tx_ck_enable
65
    component br_generator
67
      port (
        clock : in std_logic;
rx_enable : in std_logic;
69
        clk_txd : out std_logic;
tx_enable : in std_logic;
71
        clk_serial : out std_logic
      );
73
     end component;
75
    begin
      ready <= not(tx_enable);</pre>
77
       brg : br_generator port map (clock, rx_ck_enable, clk_txd, tx_ck_enable,
           clk serial):
       rx_ck_enable <= start or receiving;</pre>
79
       tx_ck_enable <= tx_enable or transmitting;</pre>
       start_detect : process(rxd, eocs)
83
       begin
         if (eocs = '1') then
          start <= '0';
85
         elsif (falling_edge(rxd)) then
87
          start <= '1';
        end if:
       end process start_detect;
89
       rxd_states : process (clk_serial)
91
       begin
        if (rising_edge(clk_serial)) then
93
          atual_state <= next_state;
        end if;
95
       end process rxd_states;
97
      rxd_state_machine : process(start, atual_state)
aa
        if (start = '1' or receiving = '1') then
```

```
case atual_state is
                when s0 =>
                  eocs <= '0';
103
                  if (start = '1') then
                    next_state <= s1;</pre>
105
                     receiving <= '1';</pre>
107
                   else
                    next_state <= s0;</pre>
109
                    receiving <= '0';
                   end if;
111
                when s1 =>
                  receiving <= '1';
eocs <= '0';
113
                  next_state <= s2;</pre>
115
                when s2 =>
                  receiving <= '1';
eocs <= '0';
119
                  next_state <= s3;</pre>
121
                when s3
                  receiving <= '1';
eocs <= '0';
123
                  next_state <= s4;</pre>
                when s4 =>
127
                  receiving <= '1';
eocs <= '0';
129
                  next_state <= s5;</pre>
131
                when s5 =>
                  receiving <= '1';
eocs <= '0';
                  next_state <= s6;</pre>
135
                when s6 =>
137
                  receiving <= '1';
eocs <= '0';
139
                  next_state <= s7;</pre>
                when s7 =>
                  receiving <= '1';
eocs <= '0';
143
                  next_state <= s8;
145
                when s8 =>
147
                  receiving <= '1';
eocs <= '0';
                  next_state <= s9;
151
                when s9 =>
                  receiving <= '1';
eocs <= '1';
153
                  next_state <= s0;</pre>
155
                when others =>
                  null;
159
             end case;
           end if;
161
         end process rxd_state_machine;
163
         rxd_shift : process(clk_serial)
         begin
           if (rising_edge(clk_serial)) then
  if (eocs = '0') then
167
              data <= rxd & data(7 downto 1);</pre>
             end if;
169
           end if;
171
        end process rxd_shift;
        process (clock)
```

```
begin
         if (rising_edge(clock)) then
175
           eoc <= eocs;
          end if;
177
        end process;
179
       process(atual_state)
181
       begin
         if (atual_state=s9) then
           outp <= data;
183
          end if;
       end process;
185
       txd_states : process(clk_txd)
       begin
         if (rising_edge(clk_txd)) then
189
           atual_state_txd <= next_state_txd;
          end if;
191
        end process txd_states;
193
       txd_state_machine : process(atual_state_txd, tx_enable)
195
       begin
         case atual_state_txd is
197
            when s0 =>
              inpl <= inp;</pre>
              eots <= '0';
199
              if (tx_enable = '1') then
201
                txds
                                <= '0';
                               <= '1';
                transmitting
203
                next_state_txd <= s1;</pre>
              else
205
                txds
                                 <= '1';
                transmitting <= '0';</pre>
                next_state_txd <= s0;</pre>
207
              end if;
209
            when s1 =>
211
              txds
                               <= inpl(0);
                              <= '0';
              eots
                             <= '1';
              transmitting
213
              next_state_txd <= s2;</pre>
215
            when s2 =>
              txds
                              <= inpl(1);
217
                              <= '0';
              eots
                             <= '1';
219
              transmitting
              next_state_txd <= s3;</pre>
221
            when s3 =>
              txds
                               <= inpl(2);
223
                              <= '0;;
              eots
                             <= '1';
              transmitting
225
              next_state_txd <= s4;</pre>
227
            when s4 =>
                               <= inpl(3);
229
              txds
              eots
                               <= '0';
              transmitting
                             <= '1';
231
              next_state_txd <= s5;</pre>
233
            when s5 =>
235
              txds
                               <= inpl(4);
                               <= ',0';
              eots
                             <= '1';
              transmitting
237
              next_state_txd <= s6;</pre>
239
            when s6 =>
             txds
                               <= inpl(5);
                              <= '0';
              eots
                             <= '1';
243
              transmitting
              next_state_txd <= s7;</pre>
245
            when s7 =>
```

```
247
                txds
                                  <= inpl(6);
                eots <= '0';
transmitting <= '1';</pre>
                eots
^{249}
                next_state_txd <= s8;</pre>
251
              when s8 =>
                txds
                                   <= inpl(7);
253
                                 <= '0';
<= '1';
                eots
255
                transmitting
                next_state_txd <= s9;</pre>
257
              when s9 =>
                                   <= '1';
                txds
259
                                  <= '1';
                eots
261
                transmitting <= '1';
                next_state_txd <= s0;</pre>
263
              when others =>
                null;
265
           end case;
267
         end process txd_state_machine;
269
         tx_start:process (clock, wr, eots)
         begin
           if (eots = '1') then
  tx_enable <= '0';</pre>
273
           elsif (falling_edge(clock)) then
  if (wr = '1') then
    tx_enable <= '1';</pre>
275
277
             end if;
           end if;
        end process tx_start;
        eot<=eots;</pre>
281
        process (clock)
283
         begin
          if (rising_edge(clock)) then
285
             txd <= txds;</pre>
           end if;
        end process;
289
   end principal ;
```

Test Benchs

Listing 24: processor/alu_tb.vhd

```
library IEEE;
 2 use IEEE.STD_LOGIC_1164.ALL;
 4 -- A testbench has no ports.
     entity alu_tb is
       end alu_tb;
 8 architecture behav of alu_tb is
        -- Declaration of the component that will be instantiated.
        component alu
                                          STD_LOGIC_VECTOR (3 downto 0); -- Function (opcode)
         Port (f
                          : in
                                          STD_LOGIC_VECTOR (7 downto 0); -- Input x (Rx)
STD_LOGIC_VECTOR (7 downto 0); -- Input y (Ry)
12
                     rx : in
                     ry : in ro : out
                                                                                                     -- Output Normaly (Ry)
                                          STD_LOGIC_VECTOR (7 downto 0);
14
                     Cin : in
                                          STD_LOGIC;
                                                                                                       -- Carry in
                      sr : out STD_LOGIC_VECTOR (2 downto 0)); -- Status register out Z(0),
16
                            C(1), N(2)
        end component;
          - Specifies which entity is bound with the component.
18
        for alu_0: alu use entity work.alu;
                                           : STD_LOGIC_VECTOR (3 downto 0);
20
            signal f
            signal rx, ry, ro : STD_LOGIC_VECTOR (7 downto 0);
            signal Cin
                                             : STD_LOGIC;
22
            signal sr
                                             : STD_LOGIC_VECTOR (2 downto 0);
24
        begin
                    Component instantiation.
            alu_0: alu port map (f \Rightarrow f, rx \Rightarrow rx, ry \Rightarrow ry, ro \Rightarrow ro, Cin \Rightarrow Cin, sr \Rightarrow sr);
26
            -- This process does the real job.
            process
            type pattern_type is record
                                    : STD_LOGIC_VECTOR (3 downto 0);
               f
                                     : STD_LOGIC_VECTOR (7 downto 0);
32
               rx, ry
                                     : STD_LOGIC_VECTOR (7 downto 0);
               Cin
                                    : STD_LOGIC;
34
                                     : STD_LOGIC_VECTOR (2 downto 0);
               sr
           end record;
          -- The patterns to apply.
        type pattern_array is array (natural range <>) of pattern_type;
        constant patterns : pattern_array :=
40
                           rx
                                                  rv
                                                                         ro
                                                                                               Cin
                                                                                                          sr
         (("0001", "00000000", "00000000", "00000000", '0', "001"), --AND tests - 1ns
         ("0001", "00000001", "00000001", "00000001", '0', "000"), --AND tests
("0001", "00000000", "00000001", "00000000", '0', "001"), --AND tests
("0001", "10101010", "10101010", "10101010", '0', "100"), --AND tests
("0001", "0101011", "01010101", "01010101", '0', "000"), --AND tests
42
44
          ("0001", "01010101", "01010101", "01010101", '0', "000"), --AND tests - 5ns
("0001", "11111111", "00000000", "00000000", '0', "001"), --AND tests
("0001", "111111111", "11111111", "11111111", '0', "100"), --AND tests
("0001", "00000000", "01010101", "00000000", '0', "001"), --AND tests
("0001", "00000000", "10101010", "00000000", '0', "001"), --AND tests
("0001", "11111111", "01010101", "01010101", '0', "000"), --AND tests - 10 ns
("0001", "11111111", "10101010", "10101010", '0', "100"), --AND tests
("0001", "10000011", "10110010", "10000010", '0', "100"), --AND tests
("0001", "00000011", "00110010", "00000010", '0', "100"), --AND tests
("0001", "00000011", "00110010", "00000010", '0', "000"), --AND tests
46
48
50
52
          ("0011", "00000000", "00000000", "00000000", '0', "001"), --OR tests - 14 ns ("0011", "00000001", "00000001", "00', "000"), --OR tests ("0011", "00000000", "00000001", "00', "000"), --OR tests
56
          ("0011", "10101010", "10101010", "10101010", '0', "100"), --OR tests
("0011", "01010101", "01010101", "01010101", '0', "000"), --OR tests
("0011", "11111111", "00000000", "111111111", '0', "100"), --OR tests
("0011", "11111111", "11111111", "11111111", '0', "100"), --OR tests
58
          ("0011", "00000000", "01010101", "01010101", '0', "000"), --OR tests ("0011", "00000000", "10101010", "10101010", '0', "100"), --OR tests ("0011", "0000000", "10101010", "10101010", '0', "100"), --OR tests ("0011", "11111111", "010101011", "111111111", '0', "100"), --OR tests
62
64
          ("0011", "1111111", "10101010", "11111111", '0', "100"), --OR tests
("0011", "10000011", "10110010", "10110011", '0', "100"), --OR tests - 25 ns
("0011", "00000011", "00110010", "00110011", '0', "000"), --OR tests
66
```

```
68
             ("0101", "00000000", "00000000", "111111111", '0', "100"), --NOT tests - ry should
                     not matter
             ("0101", "00000001", "00000001", "111111110", '0', "100"), --NOT tests
("0101", "00000000", "00000001", "111111111", '0', "100"), --NOT tests
("0101", "10101010", "10101010", "01010101", '0', "000"), --NOT tests - 30 ns
("0101", "01010101", "01010101", "10101010", '0', "100"), --NOT tests
 70
            ("0101", "01010101", "01010101", "101101010", '0', "100"), --NUT tests
("0101", "11111111", "00000000", "000000000", '0', "001"), --NOT tests
("0101", "111111111", "111111111", "000000000", '0', "001"), --NOT tests
("0101", "00000000", "01010101", "111111111", '0', "100"), --NOT tests
("0101", "00000000", "10101010", "111111111", '0', "100"), --NOT tests
("0101", "11111111", "101010101", "00000000", '0', "001"), --NOT tests
("0101", "11111111", "101101010", "00000000", '0', "001"), --NOT tests
 74
 76
 78
             ("0101", "10000011", "10110010", "01111100", '0', "000"), --NOT tests
("0101", "00000011", "00110010", "111111100", '0', "100"), --NOT tests - 39 ns
 82
            ("0111", "00000000", "00000000", "00000000", '0', "001"), --XOR tests - 40 ns ("0111", "00000001", "00000001", "00000000", '0', "001"), --XOR tests ("0111", "00000000", "00000001", "00000001", '0', "000"), --XOR tests
 84
            ("0111", "10101010", "10101010", "00000000", '0', "001"), --XOR tests
("0111", "01010101", "01010101", "00000000", '0', "001"), --XOR tests
("0111", "011111111", "00000000", "111111111", '0', "100"), --XOR tests - 45 ns
("0111", "11111111", "11111111", "000000000", '0', "001"), --XOR tests
 86
            ("0111", "11111111", "11111111", "00000000", '0', "001"), --XOR tests
("0111", "00000000", "01010101", "01010101", '0', "000"), --XOR tests
("0111", "00000000", "10101010", "10101010", '0', "100"), --XOR tests
("0111", "11111111", "01010101", "10101010", '0', "100"), --XOR tests
("0111", "11111111", "10101010", "01101010", '0', "000"), --XOR tests
("0111", "10000011", "10110010", "00110001", '0', "000"), --XOR tests
("0111", "00000011", "00110010", "00110001", '0', "000"), --XOR tests
 90
 92
 94
          );
 96
      begin
           -- Check each pattern.
 98
           for i in patterns' range loop
               -- Set the inputs.
100
               Cin <= patterns(i).Cin;</pre>
               f <= patterns(i).f;</pre>
102
               rx <= patterns(i).rx;</pre>
               ry <= patterns(i).ry;</pre>
104
                     Wait for the results.
106
               wait for 1 ns;
                     Check the outputs.
               assert ro = patterns(i).ro
108
               report "bad output register value" severity error;
               assert sr = patterns(i).sr
110
               report "bad status register value" severity error;
               assert sr(0) = patterns(i).sr(0)
112
               report " *Zero is incorrect" severity error;
114
               assert sr(1) = patterns(i).sr(1)
               report " *Carry is incorrect" severity error;
               assert sr(2) = patterns(i).sr(2)
116
               report " *Negitive is incorrect" severity error;
           end loop;
           assert false report "end of test" severity note;
           -- Wait forever; this will finish the simulation.
120
          wait;
122 end process;
      end behav;
```

Listing 25: processor/fulladder_tb.vhd

```
Cin : in STD_LOGIC;
          Sum : out STD_LOGIC_VECTOR( 7 downto 0);
Cout : out STD_LOGIC
14
          ):
16
    end component;
     -- Specifies which entity is bound with the component.
    for fulladder8_0: fulladder8 use entity work.fulladder8;
      signal A,B,Sum : STD_LOGIC_VECTOR (7 downto 0);
20
      signal Cin, Cout
                        : STD_LOGIC;
22
    begin
          Component instantiation.
      fulladder8_0: fulladder8 port map (A => A, B => B, Cin => Cin, Sum => Sum, Cout
24
          => Cout):
      -- This process does the real job.
26
      process
28
      type pattern_type is record
        A : STD_LOGIC_VECTOR( 7 downto 0);
B : STD_LOGIC_VECTOR( 7 downto 0);
        Cin : STD_LOGIC;
        Sum : STD_LOGIC_VECTOR( 7 downto 0);
Cout : STD_LOGIC;
32
      end record;
34
     -- The patterns to apply.
    type pattern_array is array (natural range <>) of pattern_type;
36
    constant patterns : pattern_array :=
    38
40
42
46
    );
48
  begin
50
    -- Check each pattern.
    for i in patterns'range loop
      -- Set the inputs.
      A <= patterns(i).A;
      B <= patterns(i).B;</pre>
54
      Cin <= patterns(i).Cin;</pre>
      -- Wait for the results.
56
      wait for 1 ns;
      -- Check the outputs.
58
      assert Sum = patterns(i).Sum
      report "The sum check failed" severity error;
      assert Cout = patterns(i).Cout
      report "The carry out is wrong" severity error;
62
    end loop;
    assert false report "end of test" severity note;
64
    -- Wait forever; this will finish the simulation.
   wait;
  end process;
68 end behav;
```

Listing 26: processor/spr_tb.vhd

```
library ieee;
suse ieee.std_logic_1164.all;
--use ieee.std_logic_unsigned.all;
--use ieee.std_logic_arith.all;

rentity spr_TB is -- entity declaration end spr_TB;
architecture TB of spr_TB is
component sr
```

```
: in
                           STD_LOGIC;
    Port (clk
           enable : in
                           STD_LOGIC;
                                                               -- Enable write
           reset
                    : in
                           STD_LOGIC;
                                                              -- Reset the register
15
                    : in STD_LOGIC_VECTOR (15 downto 0); -- The input to the SPR
           R.i
                    : out STD_LOGIC_VECTOR (15 downto 0)); -- The output from SPR
17
           Rο
     end component;
19
    signal sr_enable : std_logic;
    signal sr_reset : std_logic;
signal sr_Ri : std_logic_vector(15 downto 0);
21
23
    signal sr_Ro
                     : std_logic_vector(15 downto 0);
25
    component pc
    Port (clk
                    : in
                           STD_LOGIC;
          enable
                   : in
                           STD_LOGIC;
                                                               -- Enable write
27
           reset
                    : in
                           STD_LOGIC;
                                                              -- Reset the register
                           STD_LOGIC_VECTOR (15 downto 0); -- The input to the SPR
29
                    : in
                    : out STD_LOGIC_VECTOR (15 downto 0)); -- The output from SPR
           Ro
    end component;
31
    signal pc_enable : std_logic;
33
    signal pc_reset : std_logic;
signal pc_Ri : std_logic_vector(15 downto 0);
35
    signal pc_Ro
                      : std_logic_vector(15 downto 0);
    signal T_clk : std_logic;
39
  begin
41
    U_sr: sr port map (clk => T_clk, enable => sr_enable, reset => sr_reset, Ri =>
        sr_Ri, Ro => sr_Ro);
    U_pc: pc port map (clk => T_clk, enable => pc_enable, reset => pc_reset, Ri =>
        pc_Ri, Ro => pc_Ro);
      -- concurrent process to offer the clk signal
45
    process
47
    begin
       T_clk <= '0';
      wait for 5 ns;
49
      T_clk <= '1';
51
      wait for 5 ns;
    end process;
53
    process
55
      variable err_cnt: integer :=0;
57
    begin
59
       -- Write
      sr_enable <= '1';</pre>
61
       sr_reset <= '0';
              <= "0100011001011001";
       sr_Ri
63
       pc_enable <= '1';</pre>
      pc_reset <= '0';
65
                <= "0101011010110100";
       pc_Ri
       wait for 20 ns;
       -- Read
69
       assert (sr_Ro="0100011001011001") report "Read sr #1 failed" severity error;
       assert (pc_Ro="0101011010110100") report "Read pc #1 failed" severity error;
71
       -- Change Ri
73
       sr_Ri <= "1001100101110100";
       pc_Ri <= "0001010001110000";
       wait for 20 ns;
       assert (sr_Ro = "1001100101110100") report "Read sr #2 failed" severity error;
77
       assert (pc_Ro = "0001010001110000") report "Read pc #2 failed" severity error;
79
       -- Disable sr, pc still enabled
       sr_enable <= '0';</pre>
81
       sr_Ri <= "0101010101010101";
       pc_Ri <= "1010101010101010";
```

```
wait for 20 ns;
       assert (sr_Ro = "1001100101110100") report "Wrote to sr while disabled" severity
85
           error:
       assert (pc_Ro = "101010101010101010") report "Read pc #3 failed" severity error;
87
       -- Enable sr
       sr_enable <= '1';</pre>
89
       wait for 20 ns;
       assert (sr_Ro = "010101010101010101") report "Read sr #3 failed" severity error;
       -- Disable pc, sr still enabled
       pc_enable <= '0';</pre>
       sr_Ri <= "0000000111111111";
95
       pc_Ri <= "1111111100000000";
       wait for 20 ns;
97
       assert (sr_Ro = "00000000111111111") report "Read sr #4 failed" severity error;
       assert (pc_Ro = "10101010101010101010") report "Wrote to pc while disabled" severity
           error;
       -- Enable pc
101
       pc_enable <= '1';</pre>
       wait for 20 ns;
       assert (pc_Ro = "11111111100000000") report "Read pc #4 failed" severity error;
105
       assert false report "End of test" severity note;
107
      wait; -- wait forever to end the test
109
     end process;
   end TB;
113
115 configuration CFG_TB of spr_TB is
     for TB
    end for;
   end CFG_TB;
```

Listing 27: processor/gpr_tb.vhd

```
library IEEE;
2 use IEEE.STD_LOGIC_1164.ALL;
4 -- A testbench has no ports.
  entity gpr_tb is
   end gpr_tb;
8 architecture behav of gpr_tb is
    -- Declaration of the component that will be instantiated.
   component gpr
10
    Port(clk
                            : IN std_logic;
                                                               -- Clock
                                                               -- Enable input
                            : IN std_logic;
            (output is always enabled)
         SelRx, SelRy, SelRi : IN std_logic_vector(2 DOWNTO 0); -- Selecti which
            registers to use
                            : IN std_logic_vector(7 DOWNTO 0); -- Input
14
         R.i
        Rx, Ry
                            : OUT std_logic_vector(7 DOWNTO 0)); -- Outputs
    end component;
16
    -- Specifies which entity is bound with the component.
    for gpr_0: gpr use entity work.gpr;
    20
    signal Ri, Rx, Ry
                              : std_logic_vector(7 DOWNTO 0);
22 begin
     -- Component instantiation.
    gpr_0: gpr port map (clk => clk, enable => enable, SelRx => SelRx, SelRy => SelRy,
24
        SelRi => SelRi, Ri => Ri, Rx => Rx, Ry => Ry);
    -- Does the clock signal
26
    process
    begin
28
      clk <= '0';
```

```
wait for 5 ns;
       clk <= '1';
32
       wait for 5 ns;
     end process;
34
     -- This process does the real job.
     process
36
     begin
38
       -- Write to RO
40
       SelRi <= "000";
       Ri <= "00010100";
       enable <= '1':
42
       wait for 20 ns;
44
       -- Read RO from Rx
       SelRx <= "000";
46
       wait for 20 ns;
       assert (Rx = "00010100") report "Read from Rx failed #1" severity error;
48
       -- Read RO from Ry
50
       SelRy <= "000";
       wait for 20 ns;
52
       assert (Ry = "00010100") report "Read from Ry failed #1" severity error;
       -- Disable write
       enable <= '0';
56
       wait for 20 ns;
58
       -- Change Ri (should not write as it is disabled)
       Ri <= "00101010";
60
       wait for 20 ns;
       assert (Rx = "00010100") report "Wrote to register while disabled #1" severity
           error;
       assert (Ry = "00010100") report "Wrote to register while disabled #2" severity
           error;
64
       -- Enable write
66
       enable <= '1';</pre>
       wait for 20 ns;
68
       assert (Rx = "00101010") report "Read from Rx failed #2" severity error;
       assert (Ry = "00101010") report "Read from Ry failed #2" severity error;
70
       -- Write to R2
       SelRi <= "010";
72
       Ri <= "01010001";
       wait for 20 ns;
74
       -- Read R2 from Rx
       SelRx <= "010";
       wait for 20 ns:
78
       assert (Rx = "01010001") report "Read from Rx failed #3" severity error;
80
       -- Read R2 from Ry
       SelRy <= "010";
82
       wait for 20 ns;
       assert (Ry = "01010001") report "Read from Ry failed #3" severity error;
       -- Read RO from Rx again (should not have changed from previous results)
86
       SelRx <= "000";
       wait for 20 ns;
88
       assert (Rx = "00101010") report "Read from Rx failed #4" severity error;
90
       -- Read RO from Ry again (should not have changed from previous results)
       SelRy <= "000";
       wait for 20 ns;
       assert (Ry = "00101010") report "Read from Ry failed #4" severity error;
94
       -- Wait for a long time
96
       wait for 1 ms;
       assert (Rx = "00101010") report "Read from Rx failed #5" severity error;
       assert (Ry = "00101010") report "Read from Ry failed #5" severity error;
100
```

```
-- Read R2 after a long time

SelRx <= "010";
SelRy <= "010";

wait for 1 ms;
assert (Rx = "01010001") report "Read from Rx failed #6" severity error;
assert (Ry = "01010001") report "Read from Ry failed #6" severity error;

assert false report "End of test" severity note;
wait; -- wait forever to end the test

end process;
end behav;
```

Listing 28: mmu/mmu_tb.vhd

```
-- Author:
         Wim Looman
 4 library IEEE;
   use IEEE.STD_LOGIC_1164.ALL;
  library work;
 8 use work.mmu_main;
  use work.minimal_uart_core;
10 use work.txt_util.all;
12 entity mmu_tb is
   end mmu_tb;
   architecture tb of mmu_tb is
16
    component mmu_main is
       port (
         -- instruction bus
18
         inst_add : in std_logic_vector(11 downto 0); -- Address lines.
         inst_data : out std_logic_vector(15 downto 0); -- Data lines.
20
         inst_req : in std_logic;
                                                               -- Pulled low to request bus
             usage.
         inst_ack : out std_logic;
                                                               -- Pulled high to inform of
22
             request completion.
          -- data bus
         data_add : in std_logic_vector(15 downto U); -- Addices --- data_line : inout std_logic_vector(7 downto 0); -- Data lines.
-- High for a read request,
24
26
              low for a write request.
          data_req : in std_logic;
                                                                 -- Pulled low to request bus
            usage.
                                                                 -- Pulled high to inform of
         data_ack : inout std_logic;
28
             request completion.
          -- extras
         clk : in std_logic;
receive_pin : in std_logic;
transfer_pin : out std_logic
32
      );
     end component;
34
     component minimal_uart_core is
       port(
         clock : in
                         std_logic;
38
         eoc : out
                        std_logic;
         outp : inout std_logic_vector(7 downto 0) := "ZZZZZZZZZ";
40
         rxd
                : in
                         std_logic;
               : out
                         std_logic;
         txd
42
              : out
: in
         eot
                         std_logic;
                         std_logic_vector(7 downto 0);
         inp
         ready : out
                       std_logic;
46
         wr
               : in
                         std_logic
       );
     end component;
48
                         : std_logic_vector(11 downto 0);
: std_logic_vector(15 downto 0);
     signal inst_add
50
     signal inst_data
```

```
signal inst_req
                         : std_logic := '1';
                         : std_logic;
     signal inst_ack
     signal data_add
                          : std_logic_vector(15 downto 0);
     signal data_line
                          : std_logic_vector(7 downto 0);
56
     signal data_read
                          : std_logic;
     signal data_req
                          : std_logic;
     signal data_ack
                          : std_logic;
58
     signal clk
                          : std_logic;
60
     signal receive_pin : std_logic;
     signal transfer_pin : std_logic;
62
     signal eoc, rxd, txd, eot, ready, wr: std_logic;
     signal outp, inp : std_logic_vector(7 downto 0);
64
     signal current_recv : std_logic_vector(7 downto 0);
66
     signal current_send : std_logic_vector(7 downto 0);
68 begin
     m : mmu_main port map (inst_add, inst_data, inst_req, inst_ack, data_add,
         data_line, data_read, data_req, data_ack, clk, receive_pin, transfer_pin);
     muart : minimal_uart_core port map (clk, eoc, outp, rxd, txd, eot, inp, ready, wr);
70
     rxd <= transfer_pin;</pre>
     receive_pin <= txd;
74
     clk_gen : process begin
       clk <= '0';
76
       wait for 10 ns;
       clk <= '1';
78
       wait for 10 ns;
     end process;
     inst_test : process
82
       type pattern_type is record
                      : std_logic_vector(11 downto 0);
: std_logic_vector(7 downto 0);
         inst\_add
84
         recv head
                       : std_logic_vector( 7 downto 0);
         send head
86
         inst_data
                       : std_logic_vector(15 downto 0);
       end record;
       type pattern_array is array (natural range <>) of pattern_type;
90
       constant patterns : pattern_array :=
          inst_add
                       recv_head send_head
       ((x"000", x"81", x"00", x"83A7"),
92
        (x"001", x"81", x"00", x"4F5E"),
(x"101", x"81", x"00", x"5937"),
(x"051", x"81", x"00", x"A8F2"));
94
     begin
96
       wr <= '0';
       for i in patterns' range loop
98
         wait for 10000 ns;
         inst_add <= patterns(i).inst_add;</pre>
100
         wait for 20 ns;
         inst_req <= '0';
102
         wait until eoc'event;
104
         assert outp = patterns(i).recv_head
106
            report "Bad header expected '" & str(patterns(i).recv_head) & "' recieved '"
               & str(outp) & "',"
            severity error;
         wait until eoc'event;
108
         assert false report "passed header" severity note;
110
         wait until eoc'event;
112
          assert outp = patterns(i).inst_add(7 downto 0)
           report "Bad address low expected '" & str(patterns(i).inst_add(7 downto 0)) &
                 "' recieved '" & str(outp) & "'"
           severity error;
         wait until eoc'event;
         assert false report "passed address low" severity note;
118
120
         wait until eoc'event;
         assert outp = "0000" & patterns(i).inst_add(11 downto 8)
```

```
report "Bad address high expected '" & str(patterns(i).inst_add(11 downto
               8)) & "' recieved '" & str(outp) & "'"
            severity error;
         wait until eoc'event;
124
126
         assert false report "passed address high" severity note;
128
         wait for 100 ns;
         inp <= patterns(i).send_head;</pre>
         wait for 20 ns;
130
          wr <= '1';
         wait for 20 ns;
132
         wr <= '0';
          wait until eot'event;
         wait until eot'event;
136
         wait for 100 ns;
138
          inp <= "0000" & patterns(i).inst_add(11 downto 8);</pre>
         wait for 20 ns;
140
         wr <= '1';
          wait for 20 ns;
142
         wr <= '0';
144
          wait until eot'event;
          wait until eot'event;
146
         wait for 100 ns;
148
         inp <= patterns(i).inst_add(7 downto 0);</pre>
          wait for 20 ns;
         wr <= '1';
152
         wait for 20 ns;
          wr <= '0';
         wait until eot'event;
154
         wait until eot'event;
156
         wait for 100 ns;
         inp <= patterns(i).inst_data(7 downto 0);</pre>
          wait for 20 ns;
160
          wr <= '1';
         wait for 20 ns;
162
          wr <= '0';
         wait until eot'event;
164
         wait until eot'event;
166
         wait for 100 ns;
168
          inp <= patterns(i).inst_data(15 downto 8);</pre>
          wait for 20 ns;
170
         wr <= '1':
         wait for 20 ns;
         wr <= '0';
174
          wait until eot'event;
         wait until eot'event;
176
          assert inst_ack = '1'
           report "receipt not acknowledged"
178
           severity error;
180
          assert inst_data = patterns(i).inst_data
182
           report "Wrong data recieve expected '" & str(patterns(i).inst_data) & "'
               recieved '" & str(inst_data) & "'"
            severity error;
          assert false report "finished transmission" severity note;
186
         wait for 20 ns;
188
         inst_req <= '1';</pre>
       end loop;
190
       wait;
     end process;
```

Listing 29: data_tb.vhd

```
1 library IEEE;
  use IEEE.STD_LOGIC_1164.ALL;
  library work;
5 use work.mmu_main;
  use work.minimal_uart_core;
 7 use work.txt_util.all;
9 entity data_tb is
   end data_tb;
  architecture tb of data_tb is
    component mmu_main is
      port (
         -- instruction bus
         inst_add : in std_logic_vector(11 downto 0); -- Address lines.
inst_data : out std_logic_vector(15 downto 0); -- Data lines.
17
         inst_req : in std_logic;
                                                             -- Pulled low to request bus
            usage.
         inst_ack : out std_logic;
                                                             -- Pulled high to inform of
19
            request completion.
         -- data bus
                            std_logic_vector(15 downto 0); -- Address lines.
         data_add : in
^{21}
         data_line : inout std_logic_vector(7 downto 0); -- Data lines.
                                                               -- High for a read request,
         data_read : in std_logic;
23
             low for a write request.
         data_req : in
                           std_logic;
                                                               -- Pulled low to request bus
             usage.
         data_ack : inout std_logic;
                                                               -- Pulled high to inform of
            request completion.
         -- extras
         clk : in std_logic;
receive_pin : in std_logic;
27
         transfer_pin : out std_logic
29
       );
31
     end component;
     component IO is
33
       PORT (
         -- data bus --
35
         data_add : IN data_data : INOUT
                                 std_logic_vector(15 DOWNTO 0); -- address lines --
std_logic_vector(7 DOWNTO 0); -- data lines --
         data_read : INOUT
                                 std_logic;
                                                              -- pulled high for read, low
             for write --
         data_req : INOUT
                                 std_logic;
                                                              -- pulled low to request bus
            usage --
         data_ack : INOUT
                                std_logic;
                                                              -- pulled high to inform
             request completion --
         -- io --
41
         clk
                      : IN
                                 std_logic;
                      : IN
         sw1
                                 std_logic;
43
                      : IN
         sw2
                                 std_logic
       );
45
     end component;
47
     component minimal_uart_core is
       port(
49
         clock : in
                        std_logic;
         eoc : out
                        std_logic;
51
         outp : inout std_logic_vector(7 downto 0) := "ZZZZZZZZZ";
              : in
: out
         rxd
                        std_logic;
                        std_logic;
         txd
              : out
55
         eot
                        std_logic;
         inp
               : in
                        std_logic_vector(7 downto 0);
         ready : out
                        std_logic;
57
         wr
              : in
                        std_logic
       );
59
     end component;
```

```
signal inst_add
                          : std_logic_vector(11 downto 0);
     signal inst_data
                          : std_logic_vector(15 downto 0);
63
     signal inst_req
                          : std_logic := '1';
65
     signal inst_ack
                          : std_logic;
     signal data_add
                          : std_logic_vector(15 downto 0);
     signal data_line
                          : std_logic_vector(7 downto 0);
67
     signal data_read
                          : std_logic;
     signal data_req
                          : std_logic;
69
     signal data_ack
                          : std_logic;
     signal clk
                          : std_logic;
     signal receive_pin : std_logic;
     signal transfer_pin : std_logic;
73
     signal sw1, sw2 : std_logic;
75
     signal eoc, rxd, txd, eot, ready, wr: std_logic;
    signal outp, inp : std_logic_vector(7 downto 0);
77
   begin
     m : mmu_main port map (inst_add, inst_data, inst_req, inst_ack, data_add,
         data_line, data_read, data_req, data_ack, clk, receive_pin, transfer_pin);
     i : IO
                   port map (data_add, data_line, data_read, data_req, data_ack, clk,
         sw1, sw2);
     muart : minimal_uart_core port map (clk, eoc, outp, rxd, txd, eot, inp, ready, wr);
81
     rxd <= transfer_pin;</pre>
83
     receive_pin <= txd;</pre>
85
     clk_gen : process begin
       clk <= '0';
87
       wait for 10 ns;
       clk <= '1';
89
       wait for 10 ns;
     end process;
93
     data_test : process
       type pattern_type is record
                       : std_logic_vector(15 downto 0);
95
         data_add
         recv_head
                        : std_logic_vector( 7 downto 0);
                        : std_logic_vector( 7 downto 0);
97
         send_head
         data_data
                        : std_logic_vector( 7 downto 0);
         switch_data
                        : std_logic_vector( 1 downto 0);
                        : std_logic;
         rw
101
       end record;
       type pattern_array is array (natural range <>) of pattern_type;
       constant patterns : pattern_array :=
   -- data_add, recv_head, send_head, data_data, switch_data, rw
       ((x"0581", x"80", x"00", x"A7", "00", '1'), (x"0273", x"00", x"00", x"5E", "00", '0'));
105
107
     begin
       wr <= '0';
       data_req <= '1';
109
       for i in patterns' range loop
         wait for 10000 ns;
111
         data_add <= patterns(i).data_add;</pre>
         data_read <= patterns(i).rw;</pre>
113
         wait for 20 ns;
         if patterns(i).rw = '0' then
           data_line <= patterns(1).data_data;</pre>
117
         else
           data_line <= (others => 'Z');
         end if;
119
         wait for 20 ns;
         data_req <= '0';
121
         if patterns(i).data_add(0) = '1' then
            wait until eoc'event;
125
            assert outp = patterns(i).recv_head
              report "Bad header expected '" & str(patterns(i).recv_head) & "' recieved
                  '" & str(outp) & "'"
127
              severity error;
            wait until eoc'event;
129
            assert false report "passed header" severity note;
```

```
wait until eoc'event;
133
            assert outp = patterns(i).data_add(8 downto 1)
              report "Bad address low expected '" & str(patterns(i).data_add(7 downto
                  0)) & "' recieved '" & str(outp) & "''
              severity error;
            wait until eoc'event;
137
            assert false report "passed address low" severity note;
139
            wait until eoc'event;
            assert outp = "0" & patterns(i).data_add(15 downto 9)
141
              report "Bad address high expected '" & str(patterns(i).data_add(11 downto
                  8)) & "' recieved '" & str(outp) & "'"
              severity error;
143
            wait until eoc'event;
            assert false report "passed address high" severity note;
if patterns(i).rw = '0' then
147
              wait until eoc'event;
              assert outp = patterns(i).data_data
149
                report "Bad data expected '" & str(patterns(i).data_data) & "' recieved
                    '" & str(outp) & "'"
151
                severity error;
              wait until eoc'event;
153
              assert false report "passed data" severity note;
            else
155
              wait for 100 ns;
              inp <= patterns(i).send_head;</pre>
              wait for 20 ns;
159
              wr <= '1':
              wait for 20 ns;
              wr <= '0';
161
              wait until eot'event;
              wait until eot'event;
163
165
              wait for 100 ns;
167
              inp <= patterns(i).data_add(8 downto 1);</pre>
              wait for 20 ns;
              wr <= '1';
169
              wait for 20 ns;
              wr <= '0';
              wait until eot'event;
              wait until eot'event;
175
              wait for 100 ns;
              inp <= "0" & patterns(i).data_add(15 downto 9);</pre>
177
              wait for 20 ns;
              wr <= '1';
              wait for 20 ns;
              wr <= '0';
              wait until eot'event;
183
              wait until eot'event;
185
              wait for 100 ns;
              inp <= patterns(i).data_data;</pre>
187
              wait for 20 ns;
              wr <= '1':
              wait for 20 ns;
              wr <= '0';
191
              wait until eot'event;
              wait until eot'event;
193
            end if:
          else
197
          end if;
          assert data_ack = '1'
199
            report "receipt not acknowledged"
```

```
201
              severity error;
           if patterns(i).rw = '1' then
203
              assert data_line = patterns(i).data_data
report "Wrong data recieve expected '" & str(patterns(i).data_data) & "'
recieved '" & str(data_line) & "'"
205
                severity error;
            end if;
207
           assert false report "finished transmission" severity note;
209
211
           wait for 20 ns;
           data_req <= '1';
213
        end loop;
        wait;
215
      end process;
217 end tb;
```

Tools

Listing 30: assembler.rb

```
1 #!/usr/bin/env ruby
3 # Author:
        Wim Looman
 #
5 # Copyright:
         Copyright (c) 2010 Wim Looman
  #
7 # License:
        GNU General Public License (see http://www.gnu.org/licenses/gpl-3.0.txt)
  def assert(error=nil)
11 raise (error | | "Assertion Failed!") unless yield
  end
  # For 8-bit twos complement
15 def twos_complement(num)
   return 256 + num
17 end
19
  def logical_operands(chunks)
        y = chunks[1][1..1].to_i
        assert(chunks[1] + " is not a valid register") {y >= 0 && y < 8}
        x = chunks[2][1..1].to_i
        assert(chunks[2] + " is not a valid register") \{x \ge 0 \& x < 8\}
        return (y \ll 5) + x
25
27
29 def immediate(chunk, symbols=nil, move_from=nil)
    v = chunk.to_i
    if v == 0 && chunk != "0" && symbols != nil
      assert(chunk + " is not a valid symbol") {symbols.include?(chunk)}
      move_to = symbols[chunk]
33
      diff = move_to - move_from
      if diff < 1</pre>
35
        diff = twos_complement(diff)
      return diff
    else
      assert(chunk + " is not a valid immediate") {v >= -127 && v < 128}
41
      if v < 0
       v = twos_complement(v)
      end
43
      return v
    \verb"end"
45
  end
47
49 def register(chunk, num_registers)
    x = chunk[1..1].to_i
    assert(chunk + " is not a valid register") {x >=0 && x < num_registers}
    return x
53 end
  def auto(chunk)
   if chunk[-1..-1] == "+"
57
      return 0x08
    elsif chunk[-1..-1] == "-"
59
      return 0x10
     return 0x00
63
    end
  end
65
67 def convert(lines)
    table = first_pass(lines)
```

```
return second_pass(lines, table)
   end
71
73 def first_pass(lines)
     instruction = 0
75
     symbols = {}
     lines.each do |line|
       chunks = line.sub(",", " ").split
77
        case chunks[0]
          when "LDI", "LD", "STI", "ST", "MV", "AND", "OR", "NOT", "XOR", "ADD", "ADC",
"SUB", "SBB", "NEG", "CMP", "BEQ", "BNE", "BLT", "BGT", "BC", "BNC", "RJMP",
79
               "JMP"
            instruction += 1
81
          when "label:"
           symbols[chunks[1]] = instruction
83
       end
     end
     return symbols
87 end
89
   def second_pass(lines, symbols)
     line_no = 0
     output = []
93
     lines.each do |line|
        label = line.sub(",", " ").split[0]
95
        case label
          when "LDI", "LD", "STI", "ST", "MV", "AND", "OR", "NOT", "XOR", "ADD", "ADC", "SUB", "SBB", "NEG", "CMP", "BEQ", "BNE", "BLT", "BGT", "BC", "BNC", "RJMP",
            line_no += 1
            output.push(convert_line(line, symbols, line_no))
99
        end
     end
101
     return output.flatten
   end
103
107
     case chunks[0]
       when "LDI"
109
         instruction = 0x21
          x = register(chunks[1], 4)
111
          v = immediate(chunks[2])
          operands = (v \ll 2) + x
        when "LD"
115
          instruction = 0x01 + auto(chunks[2])
          x = register(chunks[1], 8)
117
          y = register(chunks[2], 3)
          operands = (y << 5) + x
119
        when "STI"
          instruction = 0x25
          y = register(chunks[1], 3)
123
          v = immediate(chunks[2])
          operands = (v \ll 2) + y
125
        when "ST"
127
          instruction = 0x05 + auto(chunks[1])
          y = register(chunks[1], 3)
          x = register(chunks[2], 8)
131
          operands = (y << 5) + x
       when "MV"
133
          instruction = 0x04
          if chunks[1][0] == 'r'[0] && chunks[2][0] == 'r'[0]
135
            y = register(chunks[1], 8)
            x = register(chunks[2], 8)
```

```
operands = (y << 5) + x
          elsif chunks[1][0] == 'a'[0]
139
           y = register(chunks[1], 3)
           x = register(chunks[2], 8)
141
           n = chunks[1][-1] == 'H' ? 1 : 0
            operands = (1 << 9) + (n << 8) + (y << 5) + x
          elsif chunks[2][0] == 'a'[0]
145
           y = register(chunks[1], 8)
           x = register(chunks[2], 3)
           n = chunks[2][-1] == 'H' ? 1 : 0
147
            operands = (1 << 4) + (n << 3) + (y << 5) + x
149
          else
           # explode
          end
       when "AND"
153
         instruction = 0x02
         operands = logical_operands(chunks)
155
       when "OR"
157
         instruction = 0x06
          operands = logical_operands(chunks)
161
       when "NOT"
          instruction = 0x0A
         operands = logical_operands(chunks)
163
       when "XOR"
165
         instruction = 0x0E
         operands = logical_operands(chunks)
       when "ADD"
169
         instruction = 0x12
         operands = logical_operands(chunks)
171
       when "ADC"
173
         instruction = 0x16
175
          operands = logical_operands(chunks)
       when "SUB"
177
         instruction = 0x1A
         operands = logical_operands(chunks)
179
       when "SBB"
181
         instruction = 0x1E
183
          operands = logical_operands(chunks)
       when "NEG"
185
         instruction = 0x08
         operands = logical_operands(chunks)
187
       when "CMP"
189
         instruction = 0x0C
191
          operands = logical_operands(chunks)
193
       when "BEQ"
         instruction = 0x23
         v = immediate(chunks[1], symbols, line_no)
195
         operands = (v << 2)
197
       when "BNE"
199
         instruction = 0x27
         v = immediate(chunks[1], symbols, line_no)
         operands = (v \ll 2)
201
       when "BLT"
203
         instruction = 0x2B
205
          v = immediate(chunks[1], symbols, line_no)
         operands = (v << 2)
207
       when "BGT"
         instruction = 0x2F
209
         v = immediate(chunks[1], symbols, line_no)
```

```
operands = (v << 2)
211
       when "BC"
213
         instruction = 0x33
          v = immediate(chunks[1], symbols, line_no)
215
          operands = (v << 2)
217
       when "BNC"
219
         instruction = 0x37
         v = immediate(chunks[1], symbols, line_no)
221
          operands = (v << 2)
       when "RJMP"
223
         instruction = 0x3B
         v = immediate(chunks[1], symbols, line_no)
225
         operands = (v << 2)
227
       when "JMP"
         instruction = 0x2F
229
         y = register(chunks[1], 3)
231
          operands = (y << 5)
     end
     opcode = (instruction << 10) + operands</pre>
233
     return [(opcode >> 8), (opcode & 0xFF)]
235 end
237
   if __FILE__ == $0
     if !(1..2).include?(ARGV.length) || !File.exist?(ARGV[0])
239
      p "Usage: ruby #{$0} <input_file> [<output_file>]"
      exit
241
     input = IO.readlines(ARGV[0])
245
     output = convert(input)
     if ARGV.length == 2:
   File.open(ARGV[1], "wb") do |file|
247
249
         output.each do |char|
           file.putc(char)
251
         end
       end
253
     else
       output.each do |char|
        $stdout.putc(char)
255
       end
     end
257
   end
```

Listing 31: memory.rb

```
#!/usr/bin/env ruby
  # Author:
4 #
        Wim Looman
  # Copyright:
6 #
         Copyright (c) 2010 Wim Looman
  # License:
         GNU General Public License (see http://www.gnu.org/licenses/gpl-3.0.txt)
8 #
10 require 'rubygems'
   require 'serialport'
12
  def serve(program, data_file, sp)
    while 1
      header = sp.getc
      diagnostic_mode = (header >> 2) & 0x03
16
      instruction = header & 0x01 == 0x01
      address = sp.getc + (sp.getc << 8)
18
      case (header >> 7) & 0x01 # read/write bit
20
         when 0x01
                                  # read
```

```
header = 0x82
                                  header += 0x01 if instruction
24
                                  sp.putc(header)
                                  instruction ? sp.write(program[address]) :
                                                                              sp.write(data_file[address])
26
                                 p "Sending data for " + instruction ? "Instruction" : "Data" + " bus,
address: " + address + ", data: " + instruction ? program[address] :
                                               data_file[address]
28
                            when 0x00
                                                                                                         # write, doesn't support writing to instruction memory
                                  data = sp.getc
30
                                  data_file[address] = data
                                 p "Writing data, address: " + address + ", data: " + data_file[address]
                     end
32
               end
34 end
36 if __FILE__ == $0
               if ARGV.size < 3</pre>
                     STDERR.print "Usage: ruby #{$0} <device> <baud_rate>   classification | classific
                                 [<data_file>]\n"
40
               end
42
               device = ARGV[0]
               baud_rate = ARGV[1].to_i
44
              program = Array.new(2**12, 0x00)
46
               i = 0
              File.open(ARGV[2], 'rb') do |input|
                     input.each_byte do |byte|
program[i] = byte
50
                           i += 1
                    end
52
               end
54
               data = Array.new(2**15, 0x00)
               File.open(ARGV[3], 'rb') do |input|
                    input.each_byte do |byte|
58
                           data += byte
                    end
               end if ARGV.size > 3
60
              sp = SerialPort.new(device, baud_rate, 8, 1, SerialPort::NONE)
              serve(program, data, sp)
       end
```