ENEL353 Computer Hardware Engineering I

Digital Logic Design Project

October 18, 2010

Group 1:

Forrest McKerchar (frm25), Henry Jenkins (hvj10), Joel Koh (jmk35), Sasha Wang (xhw11), Tracy Jackson (tnj14), Wim Looman (wgl18)

Preface

In the general the group worked in pairs while working on the project. With the use of Subversion the code was shared among the group. The numbers in Table 1 below have been calculated via the use of Subversion's blame command and personal opinions. The full Subversion log can be found on gforge¹.

Section	Authors	Coding Contribution (%)	Writing Contribution (%)
CPU	Henry Jenkins	50	16.6
	Joel Koh	40	16.6
MMU	Wim Looman	98 + 10(from CPU)	16.6
	Forrest McKerchar	2	16.6
I/O	Sasha Wang	50	16.6
	Tracy Jackson	50	16.6

Table 1: Group Contributions

¹See http://gforge.elec.canterbury.ac.nz

Abstract

This project aims to use VHDL to develop a digital logic design of a micro-controller. The design consists of three main components: CPU, MMU and I/O. The project was done by a team of six people - the team was divided evenly into three sub-groups, with each sub-group working mainly on one of the three components. The project's design process consisted of several steps: becoming familiar with the design problem, this included reading background information and references; choosing design decisions according to the specifications, writing the VHDL code, and testing. This report contains a detailed description of this process, in addition to technically describing the design and operation of the CPU, MMU and I/O subsystems, and also the buses that are responsible for communication between the components.

Table of Contents

```
Introduction
Architectural design
   Buses
           Instruction Bus
           Data Bus
   Central Processing Unit (CPU)
       Control Unit
       Arithmetic Logic Unit (ALU)
       Registers
       Testing
   Memory Management Unit (MMU)
       Design
       Control Unit
       Testing
           <u>Instruction bus</u>
           Data bus
   Input and Output I/O
       Switch Control
           <u>Debouncer</u>
           Switch Register
       Led Control
       Testing
External Tools
Development Tools
Discussion
What we learnt
Conclusion
References
Appendices
```

Figures

Introduction

Modern computer systems consist of hardware system and software system. The hardware system consists of microprocessor system and peripheral components. This project focuses on developing the microprocessor system of the computer hardware system which includes a central processing unit (CPU), memory management unit (MMU), input/output (I/O) unit and the bus.

In this project, a CPU, MMU and I/O were designed using VHDL to simulate a computer hardware system. Each unit is connected to number of buses, allowing inter-module communication. Each unit is the final result is intended for implementation on a field-programmable grid array (FPGA). An overview of the structure of the design is shown in the Figure 1.




Figure 1: Overall system datapath

Architectural design

Buses

Instruction Bus

The instruction bus bi-directionally connects the CPU and the MMU carrying a 12 bit address bus, 16 bit data bus, one bit fetch request and a one bit fetch acknowledge. The fetch request is pulled low to request data and is pulled high to acknowledge the data, while the fetch acknowledge is pulled low when the data is loaded and high whenever the fetch request line goes low.

Data Bus

The data bus is connected from the CPU to both the MMU and the I/O, it carries a 16 bit address bus, 8 data lines and a 3 bit control bus. Both the data lines and the control bus are bi-directional, while the address bus is uni-directional from the CPU to either the MMU or the I/O, which is distinguished by the least significant bit.

The address bus indicates the destination of the data that the CPU is sending out. An address which has its least significant bit as a zero, indicates the data is going to the I/O, else it is a one indicating the data is going to the MMU. Therefore the I/O and MMU components both have half of the total 216 (16 bit) addresses available.

The 3-bit control bus carries three separate lines; the read/!write (R/!W) line, the bus request line and the bus acknowledge line. When idle, the bus request line is pulled high and the bus acknowledge line is set to high impedance. Before using the data lines, the CPU pulls the bus request low and sets the R/!W line to the corresponding mode, zero for write and one for read. The bus acknowledgement line is pulled low when the MMU or the I/O has completed reading from or writing to the data lines. After which he CPU clears the bus request line and the MMU or I/O return the bus acknowledgement line to high impedance again. All the control bus changes for interaction between the CPU and MMU or I/O for reading can be seen in Table 2, and for writing can be seen in Table 3.

	R/!W	Request	Acknowledge
IDLE CPU clears R/!W and sets address then sets request	Х	1	1
CHECK ADDRESS If correct address, continue, else return to IDLE	1	0	1
WRITE DATA	1	0	1

MMU/IO writes the data then set acknowledge			
WAIT CLEAR CPU clears request MMU/IO waits for request to clear then clears acknowledge	1	0	0

Table 2: Changes on control bus when CPU is reading, X implies 'do not care'

	R/!W	Request	Acknowledge
IDLE CPU clears R/!W and sets address and data then sets request	X	1	1
CHECK ADDRESS If correct address, continue, else return to IDLE	0	0	1
WRITE DATA MMU/IO reads the data then set acknowledge	0	0	1
WAIT CLEAR CPU clears request MMU/IO waits for request to clear then clears acknowledge	0	0	0

Table 3: Changes on control buss when CPU is writing, X implies 'do not care'

Central Processing Unit (CPU)

The CPU fetches an instruction from memory, decodes it, setting all the control lines, then executes the instruction. To make both the coding and the design of the CPU the whole design was broken down into several entities. As shown in Fig. 2, the main data path is from the GPR, through the ALU then back to the AL via the common data bus. Depending on the different instruction the ALU is configured to perform a different operation. The Control unit takes care of setting all the control lines. These control lines are determined by the current instruction and the values in the status register. Because the CPU is constructed out of several smaller entities, the file cpu.vhd is there to make sure each component is instantiated in the hardware. The cpu.vhd file has no logic in it, just port maps to connect all the signals.

Control Unit

The control unit controls all the data flow within the CPU by setting the control lines shown in Fig. 3. The control unit runs in a fetch, decode and execute cycle. In the fetch stage, the control unit obtains an instruction from memory in the MMU, pointed to by the program counter, in the form of an opcode. The program counter is then incremented to get ready for the next cycle.

The decode stage is when most of the data processing occurs. Depending on the opcode, the control unit will control the multiplexers and demultiplexers to select the different registers required to be written to and read from. The control unit will process the necessary data from appropriate registers or from memory. Arithmetic and logical functions, however, are passed on to the ALU to calculate, after the control lines have been set. Instructions that require registers or memory to be written to will only be marked for writing in the decode stage.

In the execute stage, registers marked for writing will be enabled, and data to be written to memory will be transferred. The registers are only enabled for writing for one clock cycle to prevent loops in the data path from constantly overriding the registers.

The control unit also supports a reset signal that resets the program counter and status register when low, corresponding to power off.




Figure 2: Data flow within CPU

Figure 3: CPU with control lines only

Arithmetic Logic Unit (ALU)

The ALU is a completely asynchronous logic entity that takes two 8 bit vectors, a four bit control line and the carry bit. The four control lines set which function is to be applied to the two 8 bit vectors. The ALU makes use of an 8 bit full adder to calculate all the required outputs. This full adder is composed of an 8 bit ripple adder. Only the ALU functions write to the status register so the input to the status register is driven directly by the ALU.

Registers

The three sets of registers, the general purpose registers, address registers and program counter/status register are all built using conditional statements that only updates the contents on the clocks rising edge. The address register also has the ability to update only 8 bits at a time as required by the specifications. All the registers are synchronous with the exception of the reset. The reset is active low so when the power is turning on the registers are reset. The reset is also able to be used to reset the program counter back to the zero address. This would allow an external reset pin or button to hard reset the whole microprocessor to be reset without having to reprogram the FPGA.

Testing

Testing of the CPU components was carried out using test benches. For each of the components a test bench file was created. These files were designed and built to test as many of the extreme cases as possible. In most of the cases, the test benches would define the inputs, wait for the clock to cycle, set some other control lines then expect an output from the module. This method worked well and brought out many bugs in our code.

Using test benches also made checking the logic easy. For most of the entities one member of the team would program the actual entity how they thought it should work, then the other team member would write the test bench. This if there was a misunderstanding of the logic, we could check it after the test bench had failed.

Memory Management Unit (MMU)

The MMU is responsible for managing all the CPU's requests for access to the instruction and data memory. The actual memory in this design is stored on a personal computer, connected to the FPGA board via an RS232 serial link. This configuration requires the MMU to interface to the RS232 link, in addition to the internal buses. Low-level interfacing to the serial link is achieved via the use of a supplied minimal UART core, originally obtained from OpenCores.org.

Design

The MMU essentially consists of bus mux/demuxers, which are controlled by a control unit. The control unit is formed from a number of finite state machines




Figure 4: Data and Control paths of the MMU.

Control Unit

The control unit was split into two separate parts, the instruction control unit and the data control unit. This was mainly done to reduce the control unit file size and logic, but did mean there was some duplication of code. Each of these control units consists of 4 separate Finite State Machines (FSM), arranged in a simple hierarchy:




Figure 5: MMU Control Unit state machines

The lower level FSMs are activated during specific states of the higher level FSMs - the higher levels wait for the lower levels to reach their finished state, then move on to their own next state.

The highest level FSM (see Figures 10 and 11), state, is required to determine when the bus is activated, and to start the get_state FSM. Once the get_state FSM returns, then the state FSM will set the correct ack signal to low, to inform the CPU that the data is available. After this, it waits till the CPU withdraws its data request, and then sets the ack signal back to its idle state.

The get_state FSM (see Figures 12 and 13) simply encodes the order of sending and fetching data bytes. For the instruction control unit this is a simple linear state machine, while for the data control unit it has one choice, based off whether it is receiving or transmitting the data.

In the individual states of the get_state FSM, the read and transmit FSMs (see Figures 14 and 15) are activated, so that they receive or transmit the specific data currently in need of processing.

Testing

There were two test benches developed to test the MMU. One tested purely the instruction bus, whilst the other tested the data bus in conjunction with the IO unit.

- Instruction bus

The test bench developed to test the instruction bus (found in mmu/mmu_tb.vhd) creates and links the MMU to an extra MUART, which simulates the computer providing the memory. The address bus and request line are driven by the test bench and the data being transferred between the MMU and the MUART is then analysed and compared to what ideally should be being transferred. One full memory request, and part of a subsequent one, can be seen below: the test bench sets the inst_add bus, then pulls inst_req low. This initiates the memory transfer and causes first the header, then the low byte of the address and finally the high byte of the address to be written to the MUART, this can be seen below in Figure 6. The fake computer then responds with a header, address bytes and data bytes, and the output of the MMU is compared to the expected data.




Figure 6: Instruction bus testing waveforms

- Data bus

The data bus test bench was almost identical. Its only difference was that it instantiated a copy of the IO unit as well, and had updated code to handle communication with the IO. When this was run with the IO unit deactivated it worked, however there were bus contention issues with the data bus when both the MMU and IO units were active.

Input and Output I/O

The I/O component is responsible for displaying the CPU's output and takes user requests for the CPU. The design of the I/O component uses 2 push buttons and 8 LEDs and consists of 5 entities: I/O, led, switch, switch register and switch debounce. The connection of these entities can be seen in Figure 7, where the I/O component is only connected to the CPU not the MMU.




Figure 7: An overview of the I/O component's structure

Switch Control

When an input push button is pressed, a logic high is generated on the associated FPGA pin. This signal first goes through the debouncer and then is passed to the CPU on request.

Debouncer

A push button debouncer is implemented in the switch control design. When a push button is pressed, the signal does not change from one voltage to another cleanly[1], Figure 8. The signal varies up and down before settling to its final voltage. The problem can result in the system receiving multiple button presses when only a single button press is given.




Figure 8 - Button depress "bouncing" waveform

The switch debouncer that is implemented in this design distinguishes a single button press from multiple button presses. It takes the button input and only once it has been continuously high for eight clock cycles does it output that the button is pressed.

Switch Register

A switch register is a register that stores a button press before the CPU collects this information. It is placed immediately after the switch debouncer. The "enable" port is set to low once the output of the register is high which means the register will not accept any more input when a button press is stored in the switch register. The "enable" port of the switch register is set back to high when the acknowledge bit is set to low which means the button press information is loaded on the data bus to the CPU and the switch register is ready to take new input.

Switch registers are needed because not all button presses are sent to the CPU immediately, it needs to be stored until the CPU asks for it. The current design of the switch register can only store one button press.

When the CPU asks the information about button presses (i.e. the R/!W is 1, the data request is 0 and the address is one of the buttons), the switch register will load the information onto the data bus. Then the acknowledge bit of the control bus will be set to low by the I/O component.

Figure 9 shows a simple illustration of the current implementation for one switch. The address bus and R/!W, request signal is omitted in the diagram.

switch_ output push switch switch connection data switch Q button state lines enable Switch Debouncer Register clk Combinational Logic if switch_output is 1 => enable is 0 **-a**ck if ack is 0 => enable is 1

I/O Component - switch section

Figure 9: Switch Control

Led Control

All 8 output LEDs are accessed through the same address, in this case each bit of the 8 bit data line represents the on/off state of one LED, e.g. if the data on the data line is '11000011' then the first two and last two leds would be turned on and the other leds would be stayed off. When the CPU sets the address bus to that of the LEDs, the data line gets stored in an 8 bit register and outputted to the LEDs, the acknowledge bit of the control bus is pulled low until the CPU has reset the request bit of the control bus back to high.

Testing

Testing was carried out by implementing the code in Xilinx as a new project. In the test project a button is debounced and sets the data bus to turn the LEDs on.

Tools

Developed

Assembler

A two-pass assembler was developed in Ruby. The first pass scans the file for labels and records their absolute position within the file. The second pass then scans each line and breaks it up into opcode and operands, depending on the instruction in the line different functions are called to convert the operands into their bit pattern representation. The opcode and operands determined are then combined and added to the current output.

This was tested using a simple input file and comparing the output by hand to the expected values.

Memory Provider

A memory provider was also developed in Ruby utilising the ruby-serialport gem² for access to the computers serial port. This takes in a program file generated from the assembler and optionally an initial data file, a possible extension to the assembler would be to have it generate this data file from constants in the assembly file. These input files are then stored in arrays and accessed according to the MMUs instruction over the serial line.

This was not tested for two reasons, a lack of time and no access to installing the ruby-serialport gem on the computers at Uni. While the MMU was fully working in the end there was not enough time to develop a simple test that for example could connect to the memory provider and just display the data in specific addresses. Also while the computers at Uni had Ruby installed, they lacked the Ruby Gem management program and attempts at compiling it failed so the gem required for the low level hardware access could not be installed.

Utilised

While developing the VHDL code several tools were used. Xilinx ISE was used to check the syntax and schematics, Subversion for code management and then GHDL was used to run the test benches. As we did not have access to Modelsim, the best method we came up with to run test benches was to use GHDL. GHDL is an open source simulator. This allowed the test benches to assert the outputs from entities and write to stdout if something unexpected happens. GHDL was also able to generate signal waveforms that could be opened in GTKWave and verified.

²http://ruby-serialport.rubyforge.org/

Discussion

Currently the design units have not been successfully integrated into a single system due to time constraints.

1/0

Future Implementation

The switch register can easily be modified to process concurrent button presses. The control section also needs to be implemented to interface with and handle the data bus, this would allow for easier expansion of the system in terms of I/O devices.

This would, for example, allow a particular button to be used for ending the input. The CPU would then be able to perform different tasks for 1 button press, 2 button presses or different button combinations.

CPU

Because of the modular design of the CPU, implementing pipe lining would be simple. As the code is modular, all the original code could be reused, allowing the pipeline entities to interface between the existing CPU entities. The only original code that would need to be changed would be the cpu.vhd file. The port maps would also need to be rearranged to include any new code.

Because of time constraints, the CPU as a whole was not able to be simulated and tested. Tests such as those written for the ALU and registers were purely localised, setting an input and expecting an output. The control unit however, was a much larger entity that required data to flow to and from the ALU, various registers as well as memory from the MMU. This made it a lot harder to write test benches for its testing and simulation. However, this could have been implemented had more time been provided.

MMU

Queueing was not implemented in the MMU. In order to provide queueing functionality, cache registers and extra control logic would need to be developed. The bus would need to have extra functionality also, allowing the MMU to request data to be sent to the CPU, after it has been read successfully from the serial link.

Communications between group members

The group initially met to discuss the project. During this meeting, the respective design modules were assigned to groups of two group members. During the course of the project, the sub-groups met together to develop their individual modules, while all-inclusive top-level group meetings still occasionally took place. Towards the end of the design stage, meetings involving all group members increased in frequency, as the modules were integrated into the top-level design.

During the report preparation, the whole team actively collaborated together using the Google Documents online application. This meant each team member could actively take part in discussing what everyone

else was working on. This vastly improved the productivity of the team over conventional methods - the report was written more accurately and efficiently.

Problems with the design

When the group is trying to combine all the part together, it is realised that the I/O component should connect to the MMU rather than directly to the CPU. However the functionality of the I/O is the same except all the buses come out of the I/O should directed to the MMU.

What we learnt

We learnt that unforeseen issues can often arise, so adequate time needs to be allocated to allow for testing and fixing problems and bugs.

We have learnt how to code circuits using VHDL and how to implement these as a digital circuit on a FPGA through Xilinx. As well as how small errors in the VHDL code can implement a completely different digital circuit, for example latches.

Latches were also an issue during stages of the development. We learnt to change latches into flip-flops by synchronising them with the clock signal, by placing the code inside process blocks, which are sensitive to the clock signal.

We also learnt how to use test benches to verify the circuits we were implementing followed the specifications. This was just using GHDL but the same test benches with slight tweaks should be valid in ModelSim or ISim, the Xilinx ISE simulator.

Conclusion

In conclusion, the majority of each separate unit has been completed, but not successfully integrated due to time constraints. The code for the whole design has been well thought out, with the design developed to work. With the right tools and more time, the solution could be completed. Overall, the group worked well as a whole and as pairs. Separating the project into three sections meant that the pairs could get together regularly to team code, especially while trying to learn the syntax of VHDL. The end results of the project were that all group members now have a greater understanding of hardware design techniques, and how to implement them in the VHDL language.

References

- [1] A. Greensted, The Lab Book Pages, June 2010, [Online], Available: http://www.labbookpages.co.uk/electronics/debounce.html
- [2] Brown, Stephen D., Vranesic, Zvonko G; Fundamentals of digital logic with VHDL design; 3rd ed; McGraw-Hill, 2009.
- [3] D. A. Patterson, J. L. Hennessy, "The Processor: Datapath and Control," in Computer Organization and Design, 3th ed.Elsevier, 2005, ch. 5.
- [4] P. P. Chu, FPGA prototyping by VHDL examples: Xilinx Spartan-3 version. Wiley-Interscience, 2008.
- [5] P.P. Chu, RTL hardware design using VHDL coding for efficiency, portability and scalability, Wiley-Interscience, 2006.
- [6] T. Gingold, GHDL guide, 2007, [Online], Available: http://ghdl.free.fr/ghdl/

Appendices

Appendix A: Figures




Figure 10: Main data control unit state machine.




Figure 11: Main instruction control unit state machine.




Figure 12: Instruction control unit transferring states.




Figure 13: Data control unit transferring states.




Figure 14: Receive state machine.

Figure 15: Transmit state machine.

Appendix B: Code listing

Listings

Main

Listing 1: main.vhd

```
1 -- Authors:
          Wim Looman, Forrest McKerchar, Henry Jenkins, Joel Koh, Sasha Wang, Tracy
      Jackson
  library IEEE;
5 use IEEE.STD_LOGIC_1164.ALL;
7 library work;
9 entity main is
    port (
          clk
               : in std_logic;
11
          reset : in std_logic;
                : out std_logic;
          tx
                : in std_logic;
          rx
          sw1
               : in std_logic;
          sw2
               : in std_logic
   );
17
  end main;
  architecture main_arch of main is
   component cpu IS
     PORT (
23
        -- instruction bus
        inst_add : out std_logic_vector(11 downto 0); -- Address lines.
        inst_data : in std_logic_vector(15 downto 0); -- Data lines.
25
                                                        -- Pulled low to request bus
        inst_req : out std_logic;
           usage.
                                                        -- Pulled high to inform of
27
        inst_ack : in std_logic;
            request completion.
        -- data bus
                          std_logic_vector(15 downto 0); -- Address lines.
        data_add : out
        data_line : inout std_logic_vector(7 downto 0); -- Data lines.
        -- High for a read request,
31
           low for a write request.
        data_req : out
                          std_logic;
                                                           -- Pulled low to request bus
           usage.
        data_ack : inout std_logic;
                                                         -- Pulled high to inform of
           request completion.
        -- extras
        clk : in std_logic;
35
        reset
                 : in std_logic
37
      );
    end component;
39
    component mmu_main is
        -- instruction bus
41
        inst_add : in std_logic_vector(11 downto 0); -- Address lines.
        inst_data : out std_logic_vector(15 downto 0); -- Data lines.

inst req : in std logic: -- Pulled low to request bus
43
        inst_req : in std_logic;
            usage.
        inst_ack : out std_logic;
                                                        -- Pulled high to inform of
45
            request completion.
```

```
-- data bus
           data_add : in     std_logic_vector(15 downto 0); -- Address lines.
data_line : inout std_logic_vector(7 downto 0); -- Data lines.
47
                                                                     -- High for a read request,
           data_read : in std_logic;
49
               low for a write request.
           data_req : in std_logic;
                                                                     -- Pulled low to request bus
             usage.
           data_ack : inout std_logic;
                                                                     -- Pulled high to inform of
51
              request completion.
           -- extras
          clk : in std_logic;
receive_pin : in std_logic;
transfer_pin : out std_logic
55
        );
      END component;
57
      component IO is
59
           PORT (
                  -- data bus --
                  data_add : IN std_logic_vector(15 DOWNTO 0); -- address lines data_data : INOUT std_logic_vector(7 DOWNTO 0); -- data lines --
                                           std_logic_vector(15 DOWNTO 0); -- address lines --
61
                               : INOUT
                                                                                  -- pulled high for
63
                  data_read
                                           std_logic;
                      read, low for write -
                  data_req : INOUT std_logic;
                                                                                 -- pulled low to
                     request bus usage --
                  data_ack : INOUT std_logic;
                                                                                 -- pulled high to
                     inform request completion --
                  -- io --
                  clk
                                : IN
                                            std logic:
67
                               : IN
                  sw1
                                           std_logic;
                  sw2
                               : IN
                                            std_logic);
                  --leds
                              : OUT std_logic_vector(7 DOWNTO 0);
      END component;
      -- instruction bus
      signal inst_add : std_logic_vector(11 downto 0); -- Address lines.
73
      signal inst_data : std_logic_vector(15 downto 0); -- Data lines.
                                                                  -- Pulled low to request bus
      signal inst_req : std_logic;
75
          usage.
      signal inst_ack : std_logic;
                                                                  -- Pulled high to inform of
         request completion.
      -- data bus
77
      signal data_add : std_logic_vector(15 downto 0); -- Address lines.
      signal data_line : std_logic_vector(7 downto 0); -- Data lines.
79
                                                                 -- High for a read request, low
      signal data_read : std_logic;
          for a write request.
      signal data_req : std_logic;
                                                                 -- Pulled low to request bus
81
         usage.
      signal data_ack : std_logic;
                                                                  -- Pulled high to inform of
          request completion.
      begin
        c : cpu port map(
85
           -- instruction bus
           inst_add => inst_add, -- Instruction address
inst_data => inst_data, -- Instruction data
87
          inst_req => inst_req, -- Request
inst_ack => inst_ack, -- Instruction obtained
89
           -- data bus
           data_add => data_add, -- Data address
           data_line => data_line,-- Data
93
          data_read => data_read, -- 1 for read, 0 for write
data_req => data_req, -- Request
data_ack => data_ack, -- Data written to/ read from
95
           -- extras
97
                      => clk,
          clk
                      => reset
          reset
          );
101
        m : mmu_main port map(
           -- instruction bus
                         => inst_add, -- Address lines.
=> inst_data, -- Data lines.
           inst_add
103
           inst_data
                         => inst_req, -- Pulled low to request bus usage.
=> inst_ack, -- Pulled high to inform of request completion.
          inst_req
105
          inst_ack
          -- data bus
107
```

```
=> data_add, -- Address lines.
=> data_line, -- Data lines.
=> data_read, -- High for a read request, low for a write request.
=> data_req, -- Pulled low to request bus usage.
=> data_ack, -- Pulled high to inform of request completion.
             data_add
             data_line
109
             data_read
             data_req
111
             data_ack
             -- extras
                              => clk,
            receive_pin => rx,
115
             transfer_pin => tx
         );
117
          i : io port map(
                     clk
                                      => clk,
119
                                      => data_add,
                     data_add
                                     => data_line,
                     data_data
                     data_read
                                     => data_read,
                                      => data_req,
123
                     data_req
                     data_ack
                                      => data_ack,
                     -- io --
125
                     sw1
                                      => sw1,
                     sw2
                                      => sw2
            );
129 end architecture main_arch;
```

Listing 2: IO/debounce.vhd

```
-- Module Name: debounce
3 -- Description: Entity to debounce a mechanical switch/button
  -- Authors: Tracy Jackson
              Sasha Wang
  library IEEE;
 9 use IEEE.STD_LOGIC_1164.ALL;
  use IEEE.STD_LOGIC_ARITH.ALL;
11 use IEEE.STD_LOGIC_UNSIGNED."+";
13 library work;
15 ENTITY debounce IS
          PORT(clk : IN STD_LOGIC;
          switch : IN STD_LOGIC;
          switch_state : OUT STD_LOGIC);
19 END debounce;
21 ARCHITECTURE debounced_switch OF debounce IS
       SIGNAL count : STD_LOGIC_VECTOR(2 DOWNTO 0);
23 BEGIN
        -- Debounce the switch using a counter
       PROCESS(clk, switch)
25
        BEGIN
             IF switch = '0' THEN
27
                count <= "000";
             ELSIF rising_edge(clk) THEN
29
                   IF count /= "111" THEN
                      count <= count + 1;</pre>
                   END IF;
33
             END IF;
             IF count = "111" AND switch = '1' THEN
                switch_state <= '1';</pre>
35
             ELSE
                 switch_state <= '0';</pre>
37
             END IF;
        END PROCESS;
  END debounced_switch;
```

Listing 3: IO/IO.vhd

```
2 -- Module Name: IO
  -- Description: Entity to hangle IO
4 -- Authors: Tracy Jackson
              Sasha Wang
6 --
8 library IEEE;
  use IEEE.STD_LOGIC_1164.ALL;
10 use IEEE.STD_LOGIC_ARITH.ALL;
  --use IEEE.STD_LOGIC_UNSIGNED.ALL;
 library work;
14 use work.debounce;
  use work.switch_reg;
16 use work.led_io;
18
20 ---- Uncomment the following library declaration if instantiating
 ---- any Xilinx primitives in this code.
22 --library UNISIM;
  --use UNISIM. VComponents.all;
```

```
entity IO is
         PORT (
                  -- data bus --
data_add : IN
                                                 std_logic_vector(15 DOWNTO 0);
28
                      -- address lines --
                  data_data : INOUT
                                             std_logic_vector(7 DOWNTO 0); -- data
                     lines --
30
                  data_read : INOUT
                                             std_logic;
                     -- pulled high for read, low for write --
                  data_req
                                : INOUT std_logic;
                     -- pulled low to request bus usage
                  data_ack : INOUT std_logic;
32
                      -- pulled high to inform request completion --
                  -- io --
                                  : IN
                      clk
                                                 std_logic;
                                 : IN
                                                 std_logic;
                      sw1
                                 : IN
                                                 std_logic);
36
                      sw2
              --leds : OUT std_logic_vector(7 DOWNTO 0);
38 end IO;
40 architecture io of IO is
  COMPONENT led_io
      PORT (
44
                          : IN
                                            std_logic_vector(15 DOWNTO 0);
              data add
                 address lines --
              data_data : INOUT
                                         std_logic_vector(7 DOWNTO 0); -- data lines
46
              data_read : INOUT
                                         std_logic;
                 pulled high for read, low for write --
              data_req : INOUT
                                       std_logic;
                pulled low to request bus usage --
              data_ack : INOUT std_logic;
                 pulled high to inform request completion --
50
              clock
                        : IN
                                         std_logic
52
              );
  END COMPONENT;
  COMPONENT switch_io IS
                                             std_logic_vector(15 DOWNTO 0);
56
      PORT ( data_add
                             : IN
             data_data
                             : INOUT
                                             std_logic_vector(7 DOWNTO 0);
                              : INOUT
             data_read
                                             std_logic;
58
             data_req
                             : INOUT
                                             std_logic;
             data_ack
                             : INOUT
                                             std_logic;
60
                             : IN
             clk
                                             std_logic;
             sw1
                             : IN
                                             std_logic;
             sw2
                             : IN
                                             std_logic
             ):
  END COMPONENT;
66
68
  REGIN
  led: led_io PORT MAP(data_add, data_data, data_read, data_req, data_ack, clk);
72 switch: switch_io PORT MAP(data_add, data_data, data_read, data_req, data_ack,
      clk,sw1,sw2);
76 END io;
```

Listing 4: IO/leds.vhd

```
2 -- Module Name: led_io
-- Description: Entity control output LEDs
4 -- Authors: Tracy Jackson
-- Sasha Wang
```

```
6 --
 8 library IEEE;
  use IEEE.STD_LOGIC_1164.ALL;
10 use IEEE.STD_LOGIC_ARITH.ALL;
12 library work;
14 ENTITY led_io IS
          PORT (
                                                  std_logic_vector(15 DOWNTO 0);
                   data_add
                                 : IN
                      -- address lines --
                   data_data : INOUT lines --
                                               std_logic_vector(7 DOWNTO 0); -- data
                   data_read
                              : INOUT
                                               std_logic;
18
                      -- pulled high for read, low for write --
                   data_req : INOUT std_logic;
                      -- pulled low to request bus usage --
                              : INOUT std_logic;
20
                      -- pulled high to inform request completion --
                   clock
                              : IN
                                               std_logic;
                   );
24 END led_io;
26 ARCHITECTURE led_arch OF led_io IS
           Signal led_enable : std_logic;
          Signal led_state
                                  : std_logic_vector(7 DOWNTO 0);
28
  BEGIN
30
      -- Determine if it is the LEDs being accessed
32
     PROCESS(clock, data_req, data_add, data_read)
               IF data_req = '0' AND data_add = "0000000000001110" AND data_read = '0'
34
                  THEN
                       led_enable <= '1';</pre>
36
               ELSE
                      led_enable <= '0';</pre>
              END IF;
38
     END PROCESS;
40
        -- process of data from the CPU and output to LEDS
      PROCESS(clock, led_enable)
42
      BEGIN
               IF rising_edge(clock) THEN
44
                   IF led_enable = '1' THEN
                          led_state <= data_data;</pre>
46
                           data_ack <= '0';
                   END IF;
               END IF:
      END PROCESS:
50
52
54 END led_arch;
```

Listing 5: IO/switch_register.vhd

```
15 ENTITY switch_reg IS
                          : IN STD_LOGIC;
 PORT ( D
        clk, enable
                      : IN STD_LOGIC;
        Q
                         : OUT STD_LOGIC);
19 END switch_reg;
21 ARCHITECTURE reg_arch OF switch_reg IS
       PROCESS(D, enable, clk)
        BEGIN
               IF rising_edge(clk) THEN --Need else there???
                       IF enable = '1' THEN
                          Q <= D;
27
                       END IF;
              END IF;
29
       END PROCESS:
31 END reg_arch;
```

Listing 6: IO/switches.vhd

```
-- Module Name: switch_io
3 -- Description: Entity to control input from switches
  -- Authors: Tracy Jackson
          Sasha Wang
  library IEEE;
9 use IEEE.STD_LOGIC_1164.ALL;
  use IEEE.STD_LOGIC_ARITH.ALL;
  library work;
13 use work.debounce;
  use work.switch_reg;
  entity switch_io is
         PORT (
17
                  -- data bus --
                  data_add : IN
                                               std_logic_vector(15 DOWNTO 0);
19
                     -- address lines --
                  data_data : INOUT
                                            std_logic_vector(7 DOWNTO 0); -- data
                     lines --
                  data_read : INOUT
21
                                            std_logic;
                     -- pulled high for read, low for write --
                  data_req : INOUT std_logic;
                     -- pulled low to request bus usage --
                  data_ack : INOUT std_logic;
23
                     -- pulled high to inform request completion --
                  -- io --
              clk
                                         std_logic;
25
                       : IN
              sw1
                                        std_logic;
                         : IN
                                         std_logic);
              sw2
  end switch io:
29
 architecture Behavioral of switch_io is
33 signal enable1
                                 : std logic:
  signal switch1_connection : std_logic;
35 signal switch1_output
                             : std_logic;
37 signal enable2
                                 : std_logic;
 signal switch2_connection : std_logic;
39 signal switch2_output
                            : std_logic;
  COMPONENT debounce
         PORT(clk, switch : IN STD_LOGIC;
                  switch_state: OUT STD_LOGIC);
45 END COMPONENT;
47 COMPONENT switch_reg
```

```
: IN STD_LOGIC;
                    clk, enable : IN STD_LOGIC;
49
                    Q
                                   : OUT STD_LOGIC);
51 END COMPONENT;
55 BEGIN
57 sw1_debouncer: debounce PORT MAP(clk, sw1, switch1_connection);
   sw1_status: switch_reg PORT MAP(switch1_connection,clk, enable1, switch1_output);
61 sw2_debouncer: debounce PORT MAP(clk, sw2,switch2_connection);
  sw2_status: switch_reg PORT MAP(switch2_connection,clk, enable2, switch2_output);
65 PROCESS(clk,switch1_output,switch2_output, data_ack)
   BEGIN
67 IF rising_edge(clk) THEN
       IF switch1_output = '1' AND data_ack = 'Z' THEN --when the switch_reg has stored
           1, disable switch_reg from getting any more info
            enable1 <= '0';
69
        --ELSIF data_ack = '0' AND data_add = "000000000001110" THEN -- when the data is
            sent to the CPU, enable the switch_reg again
           enable1 <= '1';
       ELSE
73
            enable1 <= '1';
       END IF;
75
77
       IF switch2_output = '1' AND data_ack = 'Z' THEN --when the switch_reg has stored
           1, disable switch_reg from getting any more info
            enable2 <= '0';
79
        --ELSIF data_ack = '0' AND data_add = "000000000001100" THEN -- when the data is
            sent to the CPU, enable the switch_reg again
            enable2 <= '1';
       ELSE
83
           enable2 <= '1';
       END IF;
85
87 END IF;
   END PROCESS;
91 PROCESS(clk, data_add, data_read)
       IF rising_edge(clk) THEN
93
            IF data_req = '0' AND data_read = '1' THEN
                IF data_add = "0000000000001110" THEN -- switch1 address
95
                    IF switch1_output = '1' THEN
    data_data <= "00000001";</pre>
97
                         data_data <= "00000000";
99
                    END IF;
                    data_ack <= '0';</pre>
101
                END IF;
                IF data_add = "0000000000001100" THEN -- switch2 address
103
                    IF switch2_output = '1' THEN
    data_data <= "00000001";</pre>
105
                        data_data <= "00000000";
107
                    END IF;
                    data_ack <= '0';</pre>
109
                END IF;
            ELSIF data_req = '1' AND data_ack = '0' THEN
111
                data_ack <= 'Z';
            END IF;
       END IF;
115 END PROCESS;
```

117
119
END Behavioral;

CPU

Listing 7: processor/alu.vhd

```
-- Authors:
          Henry Jenkins, Joel Koh
4 library IEEE;
  use IEEE.STD_LOGIC_1164.ALL;
6 use IEEE.NUMERIC_STD.ALL;
  use ieee.std_logic_arith.all;
8 --use ieee.std_logic_unsigned.all;
  library work;
12 use work.fulladder8;
   --use work.cpu.ALL;
  -- Uncomment the following library declaration if using
16 -- arithmetic functions with Signed or Unsigned values
   --use IEEE.NUMERIC_STD.ALL;
  -- Uncomment the following library declaration if instantiating
20 -- any Xilinx primitives in this code.
  --library UNISIM;
22 --use UNISIM.VComponents.all;
24 entity alu is
                      STD_LOGIC_VECTOR (3 downto 0); -- Function (opcode)
STD_LOGIC_VECTOR (7 downto 0); -- Input x (Rx)
STD_LOGIC_VECTOR (7 downto 0); -- Input y (Ry)
    Port (f : in rx : in
           rv : in
           ro : out STD_LOGIC_VECTOR (7 downto 0); -- Output Normaly (Ry)
28
           Cin : in
                       STD_LOGIC;
                                                          -- Carry in
           sr : out STD_LOGIC_VECTOR (15 downto 0)); -- Status register out Z(0),
               C(1), N(2)
  end alu;
34 architecture alu_arch of alu is
     component fulladder8 IS
     Port (A : in
                        STD_LOGIC_VECTOR( 7 downto 0);
           В
                        STD_LOGIC_VECTOR( 7 downto 0);
                : in
           Cin : in
                        STD_LOGIC;
           Sum : out STD_LOGIC_VECTOR( 7 downto 0);
           Cout : out STD_LOGIC
40
           );
    end component;
42
                         : std_logic_vector(7 downto 0);
     signal A
     signal
              В
                         : std_logic_vector(7 downto 0);
              AdderCin : std_logic;
     signal
     signal
              Sum
                         : std_logic_vector(7 downto 0);
     signal
              AdderCout : std_logic;
                        : std_logic; -- Make the code easier to read
              Z.C.N
48
    signal
    signal
              output
                        : std_logic_vector(7 downto 0); -- used to allow reading of ro
50 BEGIN
     Adder: fulladder8 port map(A, B, AdderCin, Sum, AdderCout);
    process(f, rx, ry, Cin, Sum, AdderCout)
  --signal Z,C,N : std_logic; -- Make the code easier to read
     BEGIN
       -- use case statement to achieve
       -- different operations of ALU
56
         AdderCin <= '0';
58
         A <= (others => '0');
         B <= (others => '0');
         output <= (others => '0');
62
         C <= '0';
         N <= '0';
         IF f = "0001" THEN -- Do AND operation
64
            output <= ry and rx;</pre>
         ELSIF f = "0011" THEN -- Do OR operation
66
           output <= ry or rx;</pre>
```

```
ELSIF f = "0101" THEN
68
          output \leq not rx;
ELSIF f = "0111" THEN -- Do XOR operation
 70
            output <= ry xor rx;</pre>
          ELSIF f = "1001" THEN -- Do ADD operation
 72
             AdderCin <= '0';
            A <= ry;
 74
            B \ll rx;
            output <= Sum;</pre>
 76
          ELSIF f = "1011" THEN -- Do ADC operation
            AdderCin <= Cin;
 78
            A \le ry;
            B <= rx;
 80
             output <= Sum;</pre>
          ELSIF f = "1101" THEN -- Do SUB operation
 82
             AdderCin <= '1';
 84
             A <= ry;
            B <= (not rx);</pre>
            output <= Sum;
 86
          ELSIF f = "1111" THEN -- Do SBB operation
            AdderCin <= (not Cin);
 88
             A <= ry;
            B <= (not rx);
 90
             output <= Sum;</pre>
          ELSIF f = "0100" THEN -- Do NEG operation ( two's complement )
92
            AdderCin <= '1';
             A <= (others => '0');
 94
            B <= (not rx);</pre>
            output <= Sum;
 96
             C <= AdderCout;</pre>
            N <= output(7);</pre>
98
          ELSIF f = "0110" THEN -- Do CMP operation
             AdderCin <= '1';
100
            A <= rx;
            B <= (not ry);
102
            output <= Sum;
104
            C <= AdderCout;</pre>
            N <= output(7);</pre>
106
          ELSE
             AdderCin <= '0';
             A <= (others => '0');
            B <= (others => '0');
110
             output <= (others => '0');
            C <= '0';
            N <= ',0';
112
          END IF;
          if (output = "00000000") then -- Set the Zero in status register
114 --
            sr(0) <= '1';
116 --
          ELSE
            sr(0) <= '0';
118 --
          end if;
          C <= AdderCout; -- Carry is always 0 N <= output(7); -- This might need to be changed to '0'
120
          ro <= output;</pre>
122
      end process;
        Z <= not (output(0) AND output(1) AND output(2) AND output(3) AND output(4)
                   AND output(5) AND output(6) AND output(7));
        sr(0) <= Z; --Z(0)
126
        sr(1) <= C; --C(1)
        sr(2) <= N; --N(2)
128
        sr(15 downto 3) <= (others => '0');
130
   end alu_arch;
```

Listing 8: processor/ar.vhd

```
1 -- Authors:
    -- Henry Jenkins, Joel Koh
3
    library IEEE;
5 use IEEE.STD_LOGIC_1164.ALL;
```

```
7 library work;
  use work.reg16;
  entity ar is
    Port (clk
                        : in
                               STD_LOGIC;
           enable
                       : in
                               STD_LOGIC;
13
           Sel8Bit
                       : in
                               STD_LOGIC;
           SelHighByte : in
                               STD_LOGIC;
           ByteInput : in
                               STD_LOGIC_VECTOR (7 downto 0);
15
           SelRi
                        : in
                               STD_LOGIC_VECTOR (1 downto 0);
                                                                   -- Select the address
               register
                               STD_LOGIC_VECTOR (1 downto 0);
                                                                   -- Select the address
17
           SelRo
                       : in
               register
                       : in
                               STD_LOGIC_VECTOR (15 downto 0); -- The input
           Ri
                        : out STD_LOGIC_VECTOR (15 downto 0)); -- The output
19
           Ro
  end ar;
21
  architecture Behavioral of ar is
    component reg16 IS
23
                         std_logic_vector(15 downto 0);
            (I : in clock : in
       port(I
25
                         std_logic;
            enable : in std_logic;
27
            reset : in std_logic;
                   : out std_logic_vector(15 downto 0)
            Q
           );
29
     end component;
31
                  : std_logic; -- Enable signals
    signal ROE
    signal
            R1E
                  : std_logic;
    signal
             R2E
                   : std_logic;
35
    signal
             input : std_logic_VECTOR (15 downto 0);
                  : std_logic_VECTOR (15 downto 0);
    signal
             QО
                   : std_logic_VECTOR (15 downto 0);
             01
    signal
37
                   : std_logic_VECTOR (15 downto 0);
    signal
             02
39 BEGIN
      reg_0 : reg16 port map(input, clk, ROE, '0', Q0);
reg_1 : reg16 port map(input, clk, R1E, '0', Q1);
       reg_2 : reg16 port map(input, clk, R2E, '0', Q2);
43
     SetInput: process(clk, enable, SelRi, Ri)
    BEGIN
45
       ROE <= '0';
       R1E <= '0';
47
       R2E <= '0';
       IF enable = '1' THEN
49
        case SelRi IS
           WHEN "00" =>
51
             ROE <= '1';
           WHEN "01" =>
53
             R1E <= '1';
           WHEN "10" =>
55
             R2E <= '1';
           WHEN others =>
            NULL; -- None of them are enabled
         END CASE;
59
       END IF;
    end process;
61
     -- Select if 1 or 2 Bytes is to be written and if
63
    SetNumBytes: process(clk, Ri, SelRi, ByteInput, Sel8Bit, SelHighByte, Q0, Q1, Q2)
    BEGIN
65
       IF Sel8Bit = '0' THEN
        input <= Ri;
67
       ELSE
         if SelHighByte = '1' THEN
69
           input(15 downto 8) <= ByteInput;
           case SelRi IS
71
             WHEN "00" =>
               input(7 downto 0) <= Q0(7 downto 0);</pre>
73
             WHEN "01" =>
               input(7 downto 0) <= Q1(7 downto 0);</pre>
75
             WHEN others =>
```

```
input(7 downto 0) <= Q2(7 downto 0);</pre>
77
           END CASE;
         else
79
           input(7 downto 0) <= ByteInput;</pre>
81
           case SelRi IS
             WHEN "00" =>
               input(15 downto 8) <= Q0(15 downto 8);
83
             WHEN "01" =>
               input(15 downto 8) <= Q1(15 downto 8);
85
             WHEN others =>
              input(15 downto 8) <= Q2(15 downto 8);
           END CASE;
        END IF;
89
      END IF;
    end process;
91
    -- Set the output Ro
    WITH SelRo SELECT
95
    Ro <= QO WHEN "00",
          Q1 WHEN "01",
          Q2 WHEN others;
  end Behavioral;
```

Listing 9: processor/cpu.vhd

```
1 -- Authors:
         Henry Jenkins, Joel Koh
 library IEEE;
5 use IEEE.STD_LOGIC_1164.ALL;
  --use IEEE.STD_LOGIC_ARITH.ALL;
7 --use IEEE.STD_LOGIC_UNSIGNED.ALL;
9 library work;
  use work.alu;
11 use work.cu;
  use work.ar:
13 use work.gpr;
 use work.sr;
15 use work.pc;
  ---- Uncomment the following library declaration if instantiating
19 ---- any Xilinx primitives in this code.
  --library UNISIM;
21 --use UNISIM.VComponents.all;
23 entity cpu is
25
        -- instruction bus
        inst_add : out std_logic_vector(11 downto 0); -- Address lines.
        inst_data : in std_logic_vector(15 downto 0); -- Data lines.
        inst_req : out std_logic;
                                                    -- Pulled low to request bus
29
          usage.
        inst_ack : in std_logic;
                                                    -- Pulled high to inform of
           request completion.
        -- data bus
31
                         std_logic_vector(15 downto 0); -- Address lines.
        data_add : out
        low for a write request.
        data_req : out std_logic;
                                                       -- Pulled low to request bus
35
           usage.
        data_ack : inout std_logic;
                                                      -- Pulled high to inform of
          request completion.
        -- extras
              : in std_logic;
: in std_logic
        clk
       reset
39
  end cpu;
```

```
architecture cpu_arch of cpu is
     component alu IS
       Port (f : in
                         STD_LOGIC_VECTOR (3 downto 0); -- Function (opcode)
                        STD_LOGIC_VECTOR (7 downto 0); -- Input x (Rx)
STD_LOGIC_VECTOR (7 downto 0); -- Input y (Ry)
47
             rx : in
             ry : in STD_LOGIC_VECTOR (7 downto 0); -- Input y (Ry)
ro : out STD_LOGIC_VECTOR (7 downto 0); -- Output Normaly (Ry)
49
                                                          -- Carry in
             Cin : in
                         STD_LOGIC;
             sr : out STD_LOGIC_VECTOR (15 downto 0)); -- Status register out Z(0),
51
                 C(1), N(2)
     END component;
     component ar is
53
                         : in
       Port (clk
                                 STD_LOGIC;
             enable
                        : in
                                 STD_LOGIC;
             Sel8Bit
                         : in
                                 STD_LOGIC;
57
             SelHighByte : in
                                 STD_LOGIC;
             ByteInput : in
                                 STD_LOGIC_VECTOR (7 downto 0);
                                 STD_LOGIC_VECTOR (1 downto 0);
             SelRi
                         : in
                                                                  -- Select the address
59
                 register
                                 STD_LOGIC_VECTOR (1 downto 0);
             SelRo : in
                                                                   -- Select the address
                 register
                                 STD_LOGIC_VECTOR (15 downto 0); -- The input
             Ri
                        : in
                         : out STD_LOGIC_VECTOR (15 downto 0)); -- The output
             Ro
     END component;
63
     component cu IS
     Port (reset
                       : in STD_LOGIC;
                                                               -- '0' for reset
65
           clock
                       : in STD_LOGIC;
                                                               -- clock
67
                       : out STD_LOGIC_VECTOR (3 downto 0);
                                                              -- Function
           alu f
           alu_Cin
                       : out STD_LOGIC;
                                                               -- Carry in to ALU
           -- General Purpose Registers
           gpr_InSel : out STD_LOGIC;
                                                               -- select the input path (0
               - cu, 1 - ALU)
           gpr_en
                       : out STD_LOGIC;
                                                               -- enable write to GPR
73
                       : out STD_LOGIC_VECTOR (2 downto 0);
                                                              -- select GPR output x
           gpr_SelRx
                      : out STD_LOGIC_VECTOR (2 downto 0);
                                                              -- select GPR output y
75
           gpr_SelRy
                                                              -- select GPR input
                       : out STD_LOGIC_VECTOR (2 downto 0);
           gpr_SelRi
                       : out STD_LOGIC_VECTOR (7 downto 0);
                                                              -- input to GPR
77
           gpr_Ri
                                                              -- output Rx from GPR
                        : in STD_LOGIC_VECTOR (7 downto 0);
           gpr_Rx
79
           --gpr_Ry
                         : in STD_LOGIC_VECTOR (7 downto 0); -- output Ry from GPR ,
               not used
           -- Status Register
81
           sr_en : out STD_LOGIC;
                                                               -- enable write to SR
                       : out STD_LOGIC;
                                                               -- reset SR
83
           sr_reset
                       : in STD_LOGIC_VECTOR (15 downto 0);
                                                               -- output from SR
           -- control unit doesnt write to SR, the ALU does
85
           -- Program Counter
87
                       : out STD_LOGIC;
                                                               -- enable write to PC
           pc_en
                                                               -- reset PC
           pc_reset
                       : out STD_LOGIC;
89
                       : out STD_LOGIC_VECTOR (15 downto 0); -- input to PC
           pc_Ri
                       : in STD_LOGIC_VECTOR (15 downto 0); -- output from PC
           pc_Ro
           -- Address Registers
93
                       : out STD_LOGIC;
                                                               -- enable write to AR
           ar_SelRi
                                                              -- select AR in
                       : out STD_LOGIC_VECTOR (1 downto 0);
95
                                                              -- select AR out
                      : out STD_LOGIC_VECTOR (1 downto 0);
           ar_SelRo
                       : out STD_LOGIC_VECTOR (15 downto 0); -- input to AR
97
           ar Ri
                       : in STD_LOGIC_VECTOR (15 downto 0); -- output from AR
           ar Ro
                                                               -- only write half the AR
           ar_sel8Bit : out STD_LOGIC;
99
           ar_selHByte : out STD_LOGIC;
                                                               -- high or low half of the
              AR to write
           ar_ByteIn : out STD_LOGIC_VECTOR (7 downto 0); -- 8 bit input to write
               half of AR
           -- Instruction memory
           inst_add : out STD_LOGIC_VECTOR (11 downto 0); -- Instruction address
                       : in STD_LOGIC_VECTOR (15 downto 0); -- Instruction data
           inst_data
105
                                                               -- Request
                      : out STD_LOGIC;
           inst_req
                      : in STD_LOGIC;
                                                               -- Instruction obtained
107
           inst_ack
```

```
: out STD_LOGIC_VECTOR (15 downto 0); -- Data address
109
            data_add
            data_data
                        : inout STD_LOGIC_VECTOR (7 downto 0); -- Data
            data_read
                        : out STD_LOGIC;
                                                                  -- 1 for read, 0 for write
111
                                                                  -- Request
            data_req
                        : out STD_LOGIC;
                        : in STD_LOGIC
                                                                  -- Data written to/ read
113
            data_ack
                from
115
           );
     END component;
     component gpr is
117
       Port (clk
                       : in
                               STD_LOGIC;
                       : in
              enable
                               STD_LOGIC;
119
                               STD_LOGIC_VECTOR (2 downto 0); -- The Rx output selection
              SelRx
                       : in
                  value
                               STD_LOGIC_VECTOR (2 downto 0); -- The Ry output selection
              SelRy
                       : in
121
                  value
                               STD_LOGIC_VECTOR (2 downto 0); -- The Ri input selection
              SelRi
                  value
                       : in
                               STD_LOGIC; -- Select where the input should be from the CU
123
              SelIn
                  or CDB
              RiCU
                               STD_LOGIC_VECTOR (7 downto 0); -- Input from the Control
                       : in
                 Unit
              RiCDB : in
                               STD_LOGIC_VECTOR (7 downto 0); -- Input from the Common
125
                 Data Bus
                        : out STD_LOGIC_VECTOR (7 downto 0); -- The Rx output
: out STD_LOGIC_VECTOR (7 downto 0)); -- The Ry output
                       : out
127
              Rγ
     END component;
     component sr is
129
                        : in STD_LOGIC;
       Port (clk
              enable
                       : in STD_LOGIC;
131
                             STD_LOGIC;
              reset
                       : in
                       : in STD_LOGIC_VECTOR (15 downto 0); -- The input to the SR : out STD_LOGIC_VECTOR (15 downto 0)); -- The output from SR
133
              Ri
             Ro
     END component;
135
     component pc is
       Port (clk
                       : in STD_LOGIC;
137
              enable
                       : in STD_LOGIC;
              reset
                       : in
                              STD_LOGIC;
139
              Ri
                       : in STD_LOGIC_VECTOR (15 downto 0); -- The input to the SR
                        : out STD_LOGIC_VECTOR (15 downto 0)); -- The output from SR
141
             Ro
     END component;
     signal alu_Cin
                        : std_logic;
143
     signal alu_f
                        : std_logic_vector(3 downto 0);
     signal alu_rx
                        : std_logic_vector(7 downto 0);
145
                        : std_logic_vector(7 downto 0);
     signal alu_ry
147
     signal sr_reset
                        : std_logic;
149
     signal sr_enable
                        : std_logic;
                        : std_logic_vector(15 downto 0);
     signal sr_Ro
                        : std_logic_vector(15 downto 0);
     signal sr_input
151
     signal ar_enable
                        : STD_LOGIC;
                                                               -- enable write to AR
153
                        : STD_LOGIC_VECTOR (1 downto 0);
     signal ar_SelRi
                                                              -- select AR in
                                                              -- select AR out
     signal ar_SelRo
                          : STD_LOGIC_VECTOR (1 downto 0);
155
                         : STD_LOGIC_VECTOR (15 downto 0); -- input to AR
     signal ar_Ri
157
     signal ar_Ro
                          : STD_LOGIC_VECTOR (15 downto 0); -- output from AR
     signal ar_sel8Bit : STD_LOGIC;
                                                               -- only write half the AR
     signal ar_selHByte : STD_LOGIC;
                                                               -- high or low half of the AR
159
         to write
                          : STD_LOGIC_VECTOR (7 downto 0); -- 8 bit input to write half
     signal ar_ByteIn
         of AR
161
                        : std_logic;
     signal pc_reset
163
     signal pc_enable
                        : std_logic;
     signal pc_Ri
                        : std_logic_vector(15 downto 0);
                        : std_logic_vector(15 downto 0);
     signal pc_Ro
165
     signal gpr_InSel : std_logic;
167
     signal gpr_enable : std_logic;
     signal gpr_SelRx : std_logic_vector(2 downto 0);
signal gpr_SelRy : std_logic_vector(2 downto 0);
169
171
     signal gpr_SelRi : std_logic_vector(2 downto 0);
     signal gpr_RiCU
                        : std_logic_vector(7 downto 0);
```

```
signal gpr_RiCDB : std_logic_vector(7 downto 0);
   begin
175
     a: alu port map(
                    => alu_f,
177
               f
               rx
                    => alu_rx,
                    => alu_ry,
179
               ry
                    => gpr_RiCDB,
                ro
181
                Cin => alu_Cin,
                    => sr_input
               sr
              );
183
     c: cu port map(
185
                reset
                          => reset, -- '0' for reset
               clock
                          => clk, -- clock
187
                          => alu_f,-- Function
189
                alu f
                alu_Cin
                        => alu_Cin, -- Carry into the ALU
191
                -- General Purpose Registers
                gpr_InSel => gpr_InSel, -- select the input path (0 - cu, 1 - ALU)
193
                gpr_en
                        => gpr_enable, -- enable write to GPR
                gpr_SelRx => gpr_SelRx,-- select GPR output x
195
                gpr_SelRy => gpr_SelRy, -- select GPR output y
                gpr_SelRi => gpr_SelRi, -- select GPR input
                          => gpr_RiCU, -- input to GPR
                gpr_Ri
                gpr_Rx
                          => alu_rx,-- Rx from GPR
199
                --gpr_Ry
                            => alu_ry, -- Ry from GPR
201
                -- Status Register
                sr_en => sr_enable, -- enable write to SR
203
                sr_reset => sr_reset,-- reset SR
                         => sr_Ro, -- output from SR
                -- control unit doesnt write to SR, the ALU does
207
                -- Program Counter
                         => pc_enable, -- enable write to PC
209
                pc_en
                pc_reset => pc_reset, -- reset PC
               pc_Ri
211
                         => pc_Ri,-- input to PC
                          => pc_Ro, -- output from PC
               pc_Ro
                -- Address Registers
                                             -- enable write to AR
215
                ar_en
                           => ar_enable,
                            => ar_SelRi,
                                             -- select AR in
                ar_SelRi
                                             -- select AR out
                ar_SelRo
                           => ar_SelRo,
217
                ar_sel8Bit => ar_sel8Bit,
                ar_selHByte => ar_selHByte,
219
                ar_ByteIn => ar_ByteIn,
               ar_Ri
                            => ar_Ri,
                                             -- input to AR
                            => ar_Ro,
                                             -- output from AR
                ar_Ro
223
                -- Instruction memory
                inst_add => inst_add ,-- Instruction address
225
                inst_data => inst_data, -- Instruction data
                inst_req => inst_req ,-- Request
227
                inst_ack => inst_ack ,-- Instruction obtained
                data_add => data_add ,-- Data address
                data_data => data_line,-- Data
231
               data_read => data_read, -- 1 for read, 0 for write
data_req => data_req ,-- Request
233
                data_ack => data_ack -- Data written to/ read from
             );
235
     address : ar port map(
                clk
                            => clk,
                enable
                            => ar_enable,
                            => ar_Sel8Bit,
239
                Sel8Bit
                SelHighByte => ar_selHByte,
                ByteInput
                           => ar_ByteIn,
241
                SelRi
                            => ar_SelRi,
                            => ar_SelRo,
                SelRo
243
                            => ar_Ri,
                Ri
                            => ar_Ro
                Ro
245
```

```
);
247 \text{ g} : \text{gpr port map}(
                 clk
                        => clk,
249
                 enable => gpr_enable,
                 SelRx => gpr_SelRx,
                 SelRy
                        => gpr_SelRy,
                       => gpr_SelRi,
                 SelRi
253
                 SelIn
                       => gpr_InSel,
                 RiCU
                        => gpr_RiCU,
                RiCDB
                       => gpr_RiCDB,
255
                        => alu_rx,
                 Rx
                Ry
                        => alu_ry
257
              );
259 s : sr port map(
                 clk
                        => clk,
261
                 enable => sr_enable,
                 reset => sr_reset,
                Ri
                        => sr_input,
263
                 R.o
                        => sr_Ro
                );
265
   programcounter: pc port map(
                 clk
                         => clk,
                        => pc_enable,
                 enable
269
                 reset
                         => pc_reset,
                         => pc_Ri,
                Ri
                         => pc_Ro
271
                R.o
              );
273 end cpu_arch;
```

Listing 10: processor/cu.vhd

```
1 -- Authors:
          Henry Jenkins, Joel Koh
  library IEEE;
5 use IEEE.STD_LOGIC_1164.ALL;
  use IEEE.NUMERIC_STD.ALL;
7 use ieee.std_logic_arith.all;
  --use ieee.std_logic_unsigned.all;
11 library work;
  --use work.fulladder;
13 --use work.cpu.ALL;
15 -- Uncomment the following library declaration if using
  -- arithmetic functions with Signed or Unsigned values
17 --use IEEE.NUMERIC_STD.ALL;
19 -- Uncomment the following library declaration if instantiating
  -- any Xilinx primitives in this code.
21 --library UNISIM;
   --use UNISIM. VComponents.all;
  entity cu is
                                                             -- '0' for reset
   Port (reset
                      : in STD_LOGIC;
25
                      : in STD_LOGIC;
                                                             -- clock
          clock
27
                      : out STD_LOGIC_VECTOR (3 downto 0); -- Function
          alu f
                      : out STD_LOGIC;
                                                             -- Carry in to ALU
29
          alu_Cin
           -- General Purpose Registers
          gpr_InSel
                     : out STD_LOGIC;
                                                              -- select the input path (0
                     1 - ALU)
               - cu,
                      : out STD_LOGIC;
                                                              -- enable write to GPR
          gpr_en
                      : out STD_LOGIC_VECTOR (2 downto 0);
                                                             -- select GPR output x
          gpr_SelRx
                      : out STD_LOGIC_VECTOR (2 downto 0);
                                                             -- select GPR output y
          gpr_SelRy
35
                      : out STD_LOGIC_VECTOR (2 downto 0);
                                                             -- select GPR input
          gpr_SelRi
                      : out STD_LOGIC_VECTOR (7 downto 0);
                                                             -- input to GPR
          gpr_Ri
37
          gpr_Rx
                       : in STD_LOGIC_VECTOR (7 downto 0);
                                                             -- output Rx from GPR
                        : in STD_LOGIC_VECTOR (7 downto 0); -- output Ry from GPR ,
           --gpr_Ry
39
              not used
```

```
-- Status Register
41
           sr_en : out STD_LOGIC;
                                                              -- enable write to SR
                      : out STD_LOGIC;
                                                              -- reset SR
           sr reset
43
           sr_Ro : in STD_LOGIC_VECTOR (15 downto 0);
                                                              -- output from SR
           -- control unit doesnt write to SR, the ALU does
           -- Program Counter
47
                    : out STD_LOGIC;
           pc_en
                                                              -- enable write to PC
                       : out STD_LOGIC;
                                                              -- reset PC
49
           pc_reset
                     : out STD_LOGIC_VECTOR (15 downto 0); -- input to PC
           pc_Ri
                      : in STD_LOGIC_VECTOR (15 downto 0); -- output from PC
           pc_Ro
51
           -- Address Registers
                     : out STD_LOGIC;
                                                              -- enable write to AR
           ar_en
                       : out STD_LOGIC_VECTOR (1 downto 0);
                                                              -- select AR in
           ar_SelRi
           ar_SelRo : out STD_LOGIC_VECTOR (1 downto 0); -- select AR out
                     : out STD_LOGIC_VECTOR (15 downto 0); -- input to AR
: in STD_LOGIC_VECTOR (15 downto 0); -- output from AR
           ar_Ri
57
           ar Ro
           ar_sel8Bit : out STD_LOGIC;
                                                              -- only write half the AR
59
           ar_selHByte : out STD_LOGIC;
                                                              -- high or low half of the
              AR to write
           ar_ByteIn : out STD_LOGIC_VECTOR (7 downto 0); -- 8 bit input to write
61
              half of AR
           -- Instruction memory
63
                     : out STD_LOGIC_VECTOR (11 downto 0); -- Instruction address
           inst_add
           inst_data
                       : in STD_LOGIC_VECTOR (15 downto 0); -- Instruction data
65
                                                              -- Request
                       : out STD_LOGIC;
           inst_req
           inst_ack
                      : in STD_LOGIC;
                                                              -- Instruction obtained
           data_add
                       : out STD_LOGIC_VECTOR (15 downto 0); -- Data address
69
                      : inout STD_LOGIC_VECTOR (7 downto 0); -- Data
           data_data
                      : out STD_LOGIC;
                                                              -- 1 for read, 0 for write
           data_read
71
                                                              -- Request
                       : out STD_LOGIC;
           data_req
                       : in STD_LOGIC
                                                              -- Data written to/ read
           data_ack
73
               from
75
           );
  end cu;
79 architecture Behavioral of cu is
     component fulladder16 IS
     Port (A : in STD_LOGIC_VECTOR(15 downto 0);
81
           В
                : in
                       STD_LOGIC_VECTOR(15 downto 0);
           Cin : in STD_LOGIC;
Sum : out STD_LOGIC_VECTOR(15 downto 0);
83
           Cout : out STD_LOGIC
85
           );
87
     end component;
     type states is (reset_state, fetch, decode, execute);
89
     signal state : states := reset_state;
     signal next_state : states := reset_state;
91
     signal opcode
                     : std_logic_vector(15 downto 0); -- unprocessed instruction
     -- Decoded data
95
     signal rx : std_logic_vector(2 downto 0);
     signal ry : std_logic_vector(2 downto 0);
97
     signal ay : std_logic_vector(1 downto 0);
99
     -- Indicates what needs to be executed
     signal write_gpr : std_logic;
     signal write_sr
                         : std_logic;
103
     signal write_pc
                         : std_logic;
                       : std_logic;
     signal write_ar
     signal write_memory : std_logic;
105
     -- full adders
107
                         : std_logic_vector(15 downto 0);
     signal A16
     signal
                          : std_logic_vector(15 downto 0);
109
              B16
```

```
signal
               AdderCin16 : std_logic;
                             : std_logic_vector(15 downto 0);
111
     signal
               Sum16
     signal
               AdderCout16 : std_logic;
113
     signal v : STD_LOGIC_VECTOR(7 downto 0); -- 8-bit immediate
117 BEGIN
     Adder16: fulladder16 port map(A16, B16, AdderCin16, Sum16, AdderCout16);
119
     -- Process instruction
     -- Assumes all instructions are valid
121
     process(clock, state, opcode, gpr_Rx, sr_Ro, pc_Ro, ar_Ro, inst_data, inst_ack,
          data_data, data_ack,
              rx, ry, ay, v, write_gpr, write_sr, write_pc, write_ar, write_memory)
123
     BEGIN
125
       if rising_edge(clock) then
          case state is
127
            when reset_state =>
              sr_reset <= '0';</pre>
              pc_reset <= '0';</pre>
129
              next_state <= fetch;</pre>
131
            when fetch =>
              sr_reset <= '1';</pre>
              pc_reset <= '1';
135
              gpr_en <= '0';
              sr_en <= '0';
137
              pc_en <= '0';
              ar_en <= '0';
139
              write_gpr <= '0';</pre>
              write_sr <= '0';
              write_pc <= '0';
143
              write_ar <= '0';
              write_memory <= '0';</pre>
145
147
              inst_add <= pc_Ro(11 downto 0);</pre>
              if inst_ack = '0' then
                inst_req <= '1';</pre>
               else
151
                 opcode <= inst_data;</pre>
                inst_req <= '0';
153
                 -- increment program counter
                 AdderCin16 <= '1';
155
                 A16 <= PC_Ro;
                 B16 <= "0000000000000000";
                 pc_Ri <= Sum16;</pre>
                 pc_en <= '1';
159
                next_state <= decode;</pre>
161
              end if;
            when decode =>
163
              pc_en <= '0';
               -- ALU
              if opcode(15) = '0' and opcode(10) = '0' and not opcode(14 downto 11) =
167
                   "0010" then
                ry <= opcode(7 downto 5);</pre>
                rx <= opcode(2 downto 0);
171
                 gpr_SelRy <= ry;</pre>
                 gpr_SelRx <= rx;</pre>
173
                 gpr_SelRi <= ry;</pre>
                 gpr_InSel <= '1';</pre>
175
                 alu_f <= opcode(14 downto 11);</pre>
                 alu_Cin <= sr_Ro(1); -- Carry</pre>
177
                 if not opcode(14 downto 11) = "0110" then -- CMP doesnt write to gpr, all
179
                      others do
```

```
write_gpr <= '1';</pre>
                 end if;
181
                 write_sr <= '1';
183
                 next_state <= execute;</pre>
               -- Branching
187
               elsif opcode(11 downto 10) = "11" then
                 v <= "00000000"; -- initialise v
189
                 if opcode(15) = '1' then
191
                   case opcode (14 downto 12) is
                      when "000" => -- BEQ
                       if sr_Ro(0) = '1' then -- Z=1
                         v <= opcode(9 downto 2);</pre>
195
                        end if;
                     when "001" => -- BNE
if sr_Ro(0) = '0' then -- Z=0
197
199
                         v <= opcode(9 downto 2);</pre>
                        end if;
                      when "010" => -- BLT
201
                        if sr_Ro(0) = '0' and sr_Ro(2) = '1' then -- Z=0 and N=1
203
                          v <= opcode(9 downto 2);</pre>
                        end if;
                      when "011" => -- BGT
205
                        if sr_Ro(0) = '0' and sr_Ro(2) = '0' then -- Z=0 and N=0
                         v <= opcode(9 downto 2);</pre>
207
                        end if;
                      when "100" => -- BC
                        if sr_Ro(1) = '1' then -- C=1
211
                          v <= opcode(9 downto 2);</pre>
                        end if;
                      when "101" => -- BNC
213
                        if sr_Ro(1) = '0' then -- C=0
                         v <= opcode(9 downto 2);</pre>
215
                        end if;
                      when "110" => -- RJMP
                        v <= opcode(9 downto 2);</pre>
219
                      when others =>
                       v <= "00000000";
221
                   end case;
223
                   -- PC <- PC + v
225
                   AdderCin16 <= '0';
                   A16 <= PC_Ro;
                   B16 <= "00000000" & v;
227
                   pc_Ri <= Sum16;</pre>
229
                 elsif opcode(15 downto 12) = "0111" then -- JMP
                   ay <= opcode(6 downto 5);</pre>
231
                   -- PC <- ay
233
                   ar_SelRo <= ay;
235
                   pc_Ri <= ar_Ro;</pre>
                   -- should not reach here
237
                   pc_Ri <= pc_Ro; -- no change</pre>
239
                 end if;
                 write_pc <= '1';</pre>
                 next_state <= execute;</pre>
243
               -- Addressing
245
               else
                 gpr_Insel <= '0';</pre>
249
                 case opcode(12 downto 10) is
                   when "001" => -- Load
251
                     if opcode(15) = '1' then -- immediate
```

```
rx <= '0' & opcode(1 downto 0);
253
                        v <= opcode(9 downto 2);</pre>
255
                         -- rx <- v
                        gpr_SelRi <= rx;</pre>
257
                         gpr_Ri <= v;</pre>
                        write_gpr <= '1';</pre>
259
                        next_state <= execute;</pre>
261
                      else
                                                     -- direct
                        rx <= opcode(2 downto 0);</pre>
                        ay <= opcode(6 downto 5);</pre>
263
                        -- rx <- [ay]
265
                         gpr_SelRi <= rx;</pre>
                         ar_selRo <= ay;
267
                         data_add <= ar_Ro;
                         data_read <= '1';</pre>
                        if data_ack = '0' then -- request data
                           data_req <= '1';
271
                                                     -- data obtained
                         else
                           gpr_Ri <= data_data;</pre>
273
                           data_req <= '0';
write_gpr <= '1';
275
                           case opcode(14 downto 13) is
                             when "01" =>
                                                         -- auto increment
                               AdderCin16 <= '1';
279
                                A16 <= ar_Ro;
                               B16 <= "00000000000000000";
281
                               ar_selRi <= ay;
                               ar_sel8bit <= '0';
283
                               ar_Ri <= Sum16;
                               write_ar <= '1';
                             when "10" =>
                                                          -- auto decrement
                               AdderCin16 <= '0';
287
                               A16 <= ar_Ro;
                               B16 <= "1111111111111111";
289
                               ar_selRi <= ay;
                               ar_sel8bit <= '0';
291
                                ar_Ri <= Sum16;
                                write_ar <= '1';
                             when others =>
295
                               -- do nothing
                           end case;
                           next_state <= execute;</pre>
297
                        end if;
                      end if;
299
                    when "101" => -- Store
                      if opcode(15) = '1' then -- immediate
  ay <= opcode(1 downto 0);</pre>
303
                        v <= opcode(9 downto 2);
305
                        -- [ay] <- v
                        ar_selRo <= ay;
307
                         data_add <= ar_Ro;</pre>
                         data_read <= '0';</pre>
                        data_data <= v;
                        write_memory <= '1';</pre>
311
                        next_state <= execute;</pre>
                                                     -- direct
                      else
313
                        rx <= opcode(2 downto 0);</pre>
                        ay <= opcode(6 downto 5);</pre>
315
                         -- [ay] <- rx
                         gpr_selRx <= rx;</pre>
                         ar_selRo <= ay;
319
                         data_add <= ar_Ro;</pre>
                        data_read <= '0';</pre>
321
                        data_data <= gpr_Rx;</pre>
                        write_memory <= '1';</pre>
323
325
                        case opcode(14 downto 13) is
```

```
when "01" =>
                                                     -- auto increment
                             AdderCin16 <= '1';
327
                              A16 <= ar_Ro;
                             B16 <= "000000000000000";
329
                             ar_selRi <= ay;
ar_sel8bit <= '0';</pre>
331
                             ar_Ri <= Sum16;
                             write_ar <= '1';
333
                           when "10" =>
                                                        -- auto decrement
                             AdderCin16 <= '0';
335
                              A16 <= ar_Ro;
                             B16 <= "111111111111111";
337
                             ar_selRi <= ay;
                             ar_sel8bit <= ',0';
339
                             ar_Ri <= Sum16;
                             write_ar <= '1';
341
                           when others =>
                             -- do nothing
343
                         end case;
                         next_state <= execute;</pre>
345
                       end if;
347
                    when "100" => -- Move
                      if opcode(9) = '1' then
349
                         rx <= opcode(2 downto 0);</pre>
                         ay <= opcode(6 downto 5);</pre>
351
                         -- ayn <- rx
353
                         gpr_selRx <= rx;</pre>
                         ar_selRi <= ay;
355
                         ar_sel8bit <= ',1';
                         ar_ByteIn <= gpr_Rx;
357
                        if opcode(8) = '1' then
  ar_selHByte <= '1';</pre>
                                                          -- high
359
                         else
                                                          -- low
361
                           ar_selHByte <= '0';
363
                         end if;
                         write_ar <= '1';
365
                         next_state <= execute;</pre>
367
                       elsif opcode(4) = '1' then
                         rx <= opcode(7 downto 5);</pre>
369
                         ay <= opcode(1 downto 0);</pre>
371
                         -- rx <- ayn
                         gpr_selRi <= rx;</pre>
373
                         ar_selRo <= ay;
375
                         if opcode(3) = '1' then -- high
                          gpr_Ri <= ar_Ro(15 downto 8);</pre>
                         else
                          gpr_Ri <= ar_Ro(7 downto 0);</pre>
379
                         end if;
381
                         write_gpr <= '1';</pre>
                         next_state <= execute;</pre>
383
385
                        rx <= opcode(2 downto 0);</pre>
387
                         ry <= opcode(7 downto 5);</pre>
                         -- ry <- rx
389
                         gpr_SelRx <= rx;</pre>
                         gpr_SelRi <= ry;</pre>
391
                         gpr_Ri <= gpr_Rx;</pre>
                         write_gpr <= '1';</pre>
                         next_state <= execute;</pre>
395
                      end if;
397
```

```
399
                    when others =>
401
                      -- should not reach here
                 end case;
403
405
               end if;
             when execute =>
               if write_memory = '1' then
  if data_ack = '0' then -- request write
409
                    data_req <= '1';
                                              -- data written
411
                  else
                   data_req <= '0';
             gpr_en <= write_gpr;</pre>
413
             sr_en <= write_sr;</pre>
             pc_en <= write_pc;</pre>
             ar_en <= write_ar;
                   next_state <= fetch;</pre>
417
                 end if;
               else
419
          gpr_en <= write_gpr;</pre>
          sr_en <= write_sr;</pre>
421
          pc_en <= write_pc;</pre>
          ar_en <= write_ar;
                next_state <= fetch;</pre>
425
               end if;
             when others =>
427
               -- shouldnt reach here
               next_state <= reset_state;</pre>
429
          end case;
       end if;
      end process;
433
      process(clock, reset, next_state)
435
      BEGIN
        if reset = '0' then
         state <= reset_state;
437
        elsif rising_edge(clock) then
439
         state <= next_state;</pre>
        end if:
441
     end process;
443 end Behavioral;
```

Listing 11: processor/fulladder.vhd

-- Authors:

```
Henry Jenkins, Joel Koh
4 library IEEE;
  use IEEE.STD_LOGIC_1164.ALL;
  entity fulladder is
   Port (Ax : in
                     STD_LOGIC;
          Вx
              : in
                       STD_LOGIC;
              : in STD_LOGIC;
: out STD_LOGIC;
          Ci
10
          Sx
          Co
              : out STD_LOGIC
          ):
14 end fulladder;
  architecture arch_fulladder of fulladder is
18 BEGIN
    process(Ax, Bx, Ci)
    BEGIN
     Sx <= (Ax XOR Bx) XOR Ci;
     Co <= (Ax and Bx) or (Ax and Ci) OR (Bx AND Ci);
    end process;
24 end arch_fulladder;
```

```
28 library IEEE;
   use IEEE.STD_LOGIC_1164.ALL;
   entity fulladder8 is
                            STD_LOGIC_VECTOR( 7 downto 0);
     Port (A : in
                   : in
                            STD_LOGIC_VECTOR( 7 downto 0);
            Cin : in
                            STD_LOGIC;
34
             Sum : out STD_LOGIC_VECTOR( 7 downto 0);
             Cout : out STD_LOGIC
36
            );
38 end fulladder8;
40 architecture arch_fulladder8 of fulladder8 is
     component fulladder IS
     Port (Ax : in
                           STD_LOGIC;
42
            Вx
                  : in
                            STD_LOGIC;
            Ci : in
                            STD_LOGIC;
44
            Sx : out STD_LOGIC;
Co : out STD_LOGIC
            );
     end component;
     signal Carry : std_logic_vector(8 downto 0);
50 BEGIN
     Carry(0) <= Cin;
52
        FAO: fulladder PORT MAP(A(0), B(0), Carry(0), Sum(0), Carry(1));
       FA1: fulladder PORT MAP(A(1), B(1), Carry(1), Sum(1), Carry(2));
FA2: fulladder PORT MAP(A(2), B(2), Carry(2), Sum(2), Carry(3));
FA3: fulladder PORT MAP(A(3), B(3), Carry(3), Sum(3), Carry(4));
        FA4: fulladder PORT MAP(A(4), B(4), Carry(4), Sum(4), Carry(5));
       FA5: fulladder PORT MAP(A(5), B(5), Carry(5), Sum(5), Carry(6));
FA6: fulladder PORT MAP(A(6), B(6), Carry(6), Sum(6), Carry(7));
58
        FA7: fulladder PORT MAP(A(7), B(7), Carry(7), Sum(7), Carry(8));
    Cout <= Carry(8);
   end arch_fulladder8;
66
   library IEEE;
68 use IEEE.STD_LOGIC_1164.ALL;
70 entity fulladder16 is
     Port (A : in STD_LOGIC_VECTOR( 15 downto 0);
                            STD_LOGIC_VECTOR( 15 downto 0);
72
            R
                   : in
             Cin : in
                            STD_LOGIC;
            Sum : out STD_LOGIC_VECTOR( 15 downto 0);
Cout : out STD_LOGIC
74
            );
76
   end fulladder16;
   architecture arch_fulladder16 of fulladder16 is
80
     component fulladder IS
     Port (Ax : in Bx : in
                           STD_LOGIC;
                            STD LOGIC:
82
            Ci
                 : in
                            STD_LOGIC;
                 : in STD_LOGIC;
: out STD_LOGIC;
: out STD_LOGIC
84
            Sx
            Co
            );
     end component;
     signal Carry : std_logic_vector(16 downto 0);
   BEGIN
    Carry(0) <= Cin;
90
        FAO: fulladder PORT MAP(A(0), B(0), Carry(0), Sum(0), Carry(1));
       FA1: fulladder PORT MAP(A(1), B(1), Carry(1), Sum(1), Carry(2));
FA2: fulladder PORT MAP(A(2), B(2), Carry(2), Sum(2), Carry(3));
        FA3: fulladder PORT MAP(A(3), B(3), Carry(3), Sum(3), Carry(4));
       FA4: fulladder PORT MAP(A(4), B(4), Carry(4), Sum(4), Carry(5));
FA5: fulladder PORT MAP(A(5), B(5), Carry(5), Sum(5), Carry(6));
96
```

```
98 FA6: fulladder PORT MAP(A(6), B(6), Carry(6), Sum(6), Carry(7));
FA7: fulladder PORT MAP(A(7), B(7), Carry(7), Sum(7), Carry(8));
100 FA8: fulladder PORT MAP(A(8), B(8), Carry(8), Sum(8), Carry(9));
FA9: fulladder PORT MAP(A(9), B(9), Carry(9), Sum(9), Carry(10));
102 FA10: fulladder PORT MAP(A(10), B(10), Carry(10), Sum(10), Carry(11));
FA11: fulladder PORT MAP(A(11), B(11), Carry(11), Sum(11), Carry(12));
104 FA12: fulladder PORT MAP(A(12), B(12), Carry(12), Sum(12), Carry(13));
FA13: fulladder PORT MAP(A(13), B(13), Carry(13), Sum(13), Carry(14));
106 FA14: fulladder PORT MAP(A(14), B(14), Carry(14), Sum(14), Carry(15));
FA15: fulladder PORT MAP(A(15), B(15), Carry(15), Sum(15), Carry(16));
108

Cout <= Carry(16);
110 end arch_fulladder16;
```

Listing 12: processor/gpr.vhd

```
-- Authors:
         Henry Jenkins, Joel Koh
4 library IEEE;
  use IEEE.STD_LOGIC_1164.ALL;
  library work;
8 use work.reg8;
10 entity gpr is
    Port (clk
                    : in
                            STD_LOGIC;
           enable
                    : in
                            STD_LOGIC;
           SelRx
                            STD_LOGIC_VECTOR (2 downto 0); -- The Rx output selection
                    : in
               value
                            STD_LOGIC_VECTOR (2 downto 0); -- The Ry output selection
           SelRy
                   : in
14
               value
                            STD_LOGIC_VECTOR (2 downto 0); -- The Ri input selection
           SelRi
                   : in
              value
           SelIn : in
                            STD_LOGIC; -- Select where the input should be from the CU
16
               or CDB
           RiCU
                            STD_LOGIC_VECTOR (7 downto 0); -- Input from the Control
                   : in
               Unit
           RiCDB
                   : in
                            STD_LOGIC_VECTOR (7 downto 0); -- Input from the Common Data
18
                Bus
                    : out
                            STD_LOGIC_VECTOR (7 downto 0); -- The Rx output
           Rу
                            STD_LOGIC_VECTOR (7 downto 0)); -- The Ry output
                     : out
20
  end gpr;
24 architecture gpr_arch of gpr is
    component reg8 IS
            (I : in std_logic_vector(7 downto 0);
clock : in std_logic;
26
      port(I
            enable : in std_logic;
28
            reset : in std_logic;
            Ŋ
                   : out std_logic_vector(7 downto 0)
30
          );
    end component;
    signal reset: std_logic := '0';
             input: std_logic_VECTOR (7 downto 0);
    signal
             ROE : std_logic; -- Enable signals
R1E : std_logic;
    signal
36
    signal
                 : std_logic;
    signal
             R2E
38
            R3E : std_logic;
R4E : std_logic;
    signal
    signal
             R5E
                 : std_logic;
    signal
                 : std_logic;
42
    signal
             R6E
             R7E
    signal
                  : std_logic;
    signal
                  : std_logic_VECTOR (7 downto 0);
             QО
44
                  : std_logic_VECTOR (7 downto 0);
    signal
             01
                  : std_logic_VECTOR (7 downto 0);
46
    signal
             Q2
                  : std_logic_VECTOR (7 downto 0);
    signal
             03
    signal
             Q4
                 : std_logic_VECTOR (7 downto 0);
                 : std_logic_VECTOR (7 downto 0);
: std_logic_VECTOR (7 downto 0);
    signal
            Q5
    signal Q6
50
```

```
signal Q7 : std_logic_VECTOR (7 downto 0);
52 BEGIN
        reg_0 : reg8 port map(input, clk, ROE, reset, Q0);
        reg_1 : reg8 port map(input, clk, R1E, reset, Q1);
54
        reg_2 : reg8 port map(input, clk, R2E, reset, Q2);
reg_3 : reg8 port map(input, clk, R3E, reset, Q3);
        reg_4 : reg8 port map(input, clk, R4E, reset, Q4);
        reg_5 : reg8 port map(input, clk, R5E, reset, Q5); reg_6 : reg8 port map(input, clk, R6E, reset, Q6); reg_7 : reg8 port map(input, clk, R7E, reset, Q7);
58
60
      -- Select where the input should come from
62
        SelectInput: process(SelIn, RiCDB, RiCU)
        BEGIN
          IF SelIn = '1' THEN
              input <= RiCDB;
66
            input <= RiCU;
68
          END IF;
        END process;
70
      -- Set Ri the input
      SetInput: process(clk, enable, SelRi)
74
      BEGIN
        ROE <= '0';
        R1E <= '0';
76
        R2E <= '0';
        R3E <= '0';
78
        R4E <= '0';
        R5E <= '0';
        R6E <= '0';
        R7E <= '0';
82
       IF enable = '1' THEN
          case SelRi IS
84
             WHEN "000" =>
               ROE <= '1';
86
             WHEN "001" =>
              R1E <= '1';
             WHEN "010" =>
              R2E <= '1';
90
             WHEN "011" =>
              R3E <= '1';
92
             WHEN "100" =>
               R4E <= '1';
             WHEN "101" =>
               R5E <= '1';
             WHEN "110" =>
              R6E <= '1';
98
             WHEN "111" =>
               R7E <= '1';
100
             WHEN others =>
               NULL; -- None of them are enabled
102
          end case;
      END IF;
104
      end process;
106
      -- Set the Rx output
      WITH SelRx SELECT
108
      Rx <= QO WHEN "000",
             Q1 WHEN "001",
110
             Q2 WHEN "010",
             Q3 WHEN "011",
112
             Q4 WHEN "100",
             Q5 WHEN "101",
114
             Q6 WHEN "110",
             Q7 WHEN others:
116
118 -- Set the Ry output
     WITH SelRy SELECT
      Ry <= QO WHEN "000",
120
             Q1 WHEN "001",
             Q2 WHEN "010",
122
             Q3 WHEN "011",
```

```
124 Q4 WHEN "100",
Q5 WHEN "101",
126 Q6 WHEN "110",
Q7 WHEN others;
128
end gpr_arch;
```

Listing 13: processor/reg.vhd

```
-- Authors:
        Henry Jenkins, Joel Koh
4 library ieee;
  use ieee.std_logic_1164.all;
  entity reg8 is
reset : in STD_LOGIC;
              : out std_logic_vector(7 downto 0)
12
      );
14 end reg8;
16 architecture behv of reg8 is
  begin
    process(I, clock, enable, reset)
20
    begin
      IF reset = '1' THEN
        Q <= (others => '0');
22
      ELSIF rising_edge(clock) then
       if enable = '1' then
         Q <= I;
        end if;
26
      end if;
28
    end process;
30
  end behv;
  library ieee;
36 use ieee.std_logic_1164.all;
38 entity reg16 is
  port(I : in std_logic_vector(15 downto 0);
     clock : in std_logic;
       enable : in std_logic;
reset : in STD_LOGIC;
42
               : out std_logic_vector(15 downto 0)
      );
44
  end reg16;
  architecture behv of reg16 is
48 begin
    process(I, clock, enable, reset)
    begin
      IF reset = '1' THEN
52
        Q <= (others => '0');
      ELSIF rising_edge(clock) then
54
        if enable = '1' then
         Q <= I;
        end if;
      end if;
58
    end process;
62 end behv;
```

Listing 14: processor/spr.vhd

```
-- Authors:
 2 -- Henry Jenkins, Joel Koh
 4 library IEEE;
   use IEEE.STD_LOGIC_1164.ALL;
  library work;
 8 use work.reg16;
10 entity sr is
              (clk : in STD_LOGIC;
enable : in STD_LOGIC;
reset : in STD_LOGIC;
Ri : in STD_LOGIC_VECTOR (15 downto 0); -- The input to the SR
Ro : out STD_LOGIC_VECTOR (15 downto 0)); -- The output from SR
      Port (clk
16 end sr:
18 architecture sr_arch of sr is
      component reg16 IS
     port(I : in std_logic_vector(15 downto 0);
    clock : in std_logic;
    enable : in std_logic;
    reset : in STD_LOGIC;
                      : out std_logic_vector(15 downto 0)
         );
      end component;
26
   BEGIN
28 reg_sr : reg16 port map(Ri, clk, enable, reset, Ro);
  end sr_arch;
   library IEEE;
34 use IEEE.STD_LOGIC_1164.ALL;
36 entity pc is
              (clk : in STD_LOGIC;
enable : in STD_LOGIC;
reset : in STD_LOGIC;
Ri : in STD_LOGIC_VECTOR (15 downto 0); -- The input to the SR
Ro : out STD_LOGIC_VECTOR (15 downto 0)); -- The output from SR
      Port (clk
42 end pc;
44
   architecture pc_arch of pc is
    component reg16 IS
            (I : in std_logic_vector(15 downto 0);
clock : in std_logic;
enable : in std_logic;
      port(I
48
           reset : in STD_LOGIC;
Q : out std_logic_vector(15 downto 0)
50
         );
      end component;
     reg_pc : reg16 port map(Ri, clk, enable, reset, Ro);
56 end pc_arch;
```

MMU

Listing 15: mmu/control_unit.vhd

```
1 -- Authors:
        Wim Looman, Forrest McKerchar
  library IEEE;
5 use IEEE.STD_LOGIC_1164.ALL;
7 library work;
  use work.mmu_types.all;
  entity mmu_control_unit is
    port (
11
                          : in std_logic; -- High on muart has finished collecting data
        eoc
13
        eot
                          : in
                                std_logic; -- High on muart has finished transmitting
                          : in std_logic; -- High if the muart is ready for new transfer
        readv
                          : in std_logic; -- High if the cpu requests a read, else write
        data_read
                                std_logic; -- Low to start a transfer
                          : in
        data_req
                          : in std_logic; -- High for memory address, else IO
        data_add_0
17
                          : in std_logic; -- Low to start a transfer
        inst_req
        fr : in std_logic; -- Input headers fetch request bit inst_or_data_in : in std_logic; -- Input headers inst or data bit
19
                          : in std_logic; -- Input headers read/!write bit
21
                          : out std_logic; -- Pulled high to start muart writing data
        write
        inst_or_data_out : out std_logic; -- Ouput headers inst or data bit
                          : out std_logic; -- Idles high, pulled low when data ready : inout std_logic; -- Idles 'Z', high when data not ready,
        inst_ack
25
        data ack
           pulled low when data ready
                        : out muart_input_state; -- Signal connected to muart input
        muart_input
27
        muart_output
                          : out muart_output_state; -- Signal connected to muart output
                          : in std_logic
29
    );
  end mmu_control_unit;
  architecture mmu_control_unit_arch of mmu_control_unit is
    component data_control_unit is
      port (
                      : in std_logic; -- High on muart has finished collecting data
35
        eoc
                     : in std_logic; -- High on muart has finished transmitting
                     : in std_logic; -- High if the muart is ready for new transfer : in std_logic; -- High if the cpu requests a read, else write
37
        readv
        data_read
                     : in std_logic; -- Low to start a transfer
        data_req
39
                     : in std_logic; -- High for memory address, else IO
        data_add_0
                      : out std_logic; -- Pulled high to start muart writing data.
        write
                     : inout std_logic; -- Idles 'Z', high when data not ready, pulled
        data_ack
            low when data ready
        muart_input : out muart_input_state; -- Signal connected to muart input
        muart_output : out muart_output_state; -- Signal connected to muart output
                     : in std_logic
45
       );
    end component;
47
    component inst_control_unit is
49
       port (
                      : in std_logic; -- High on muart has finished collecting data
                     : in std_logic; -- High on muart has finished transmitting
: in std_logic; -- High if the muart is ready for new transfer
        eot
        ready
        inst_req
                     : in std_logic; -- Low to start a transfer
                     : out std_logic; -- Pulled high to start muart writing data
55
        write
        inst_or_data : out std_logic; -- Ouput headers inst or data bit
       inst_ack : out std_logic; -- Idles high, pulled low when data ready
57
        muart_input : out muart_input_state; -- Signal connected to muart input
        muart_output : out muart_output_state; -- Signal connected to muart output
                     : in std_logic
       clk
      );
61
    end component;
63
    signal data_write, inst_write, inst_inst_or_data_out : std_logic;
    signal data_muart_input, inst_muart_input : muart_input_state;
    signal data_muart_output , inst_muart_output : muart_output_state;
```

```
67 begin
     data_cu : data_control_unit port map (
       eoc,
       eot.
71
       ready,
       data_read,
       data_req,
73
       data_add_0,
       data_write,
75
       data_ack,
       data_muart_input,
77
       data_muart_output,
79
       clk
    );
    inst_cu : inst_control_unit port map (
81
       eoc,
83
       eot.
       ready,
       inst_req,
85
       inst_write,
87
       inst_inst_or_data_out,
       inst_ack,
      inst_muart_input,
89
      inst_muart_output,
91
      clk
     );
93
     inst_or_data_out <= inst_inst_or_data_out ;</pre>
                       <= inst_write or data_write;</pre>
95
     muart_input <= inst_muart_input when inst_inst_or_data_out = '1' else</pre>
97
                      data_muart_input;
     muart_output <= inst_muart_output when inst_inst_or_data_out = '1' else</pre>
                      data_muart_output;
  end mmu_control_unit_arch;
```

Listing 16: mmu/data_control_unit.vhd

```
-- Authors:
           Wim Looman, Forrest McKerchar
4 library IEEE;
  use IEEE.STD_LOGIC_1164.ALL;
  library work;
8 use work.mmu_types.all;
10 entity data_control_unit is
     port (
                      : in
                            std_logic; -- High on muart has finished collecting data
                      : in std_logic; -- High on muart has finished transmitting
        eot
        ready
                     : in std_logic; -- High if the muart is ready for new transfer
14
                     : in std_logic; -- High if the cpu requests
: in std_logic; -- Low to start a transfer
                            std_logic; -- High if the cpu requests a read, else write
        data_read
16
        data_req
        data_add_0
                     : in std_logic; -- High for memory address, else IO
                      : out std_logic; -- Pulled high to start muart writing data.
: inout std_logic; -- Idles 'Z', high when data not ready, pulled
        write
18
        data_ack
            low when data ready
        muart_input : out muart_input_state; -- Signal connected to muart input
20
        muart_output : out muart_output_state; -- Signal connected to muart output
                      : in std_logic
    );
24 end data_control_unit;
{\tt 26 \ architecture \ data\_control\_unit\_arch \ of \ data\_control\_unit \ is}
     type m_state_type is (
       send_header, send_add_high, send_add_low, send_data,
30
       get_header, get_add_high, get_add_low, get_data,
      finished
32
    );
                                is (idle, get_data, wait_clear);
    type state_type
                               is (idle, wait_data, read_data, pause, finished);
    type read_state_type
```

```
type transmit_state_type is (idle, set_data, trans_data, pause, finished);
36
     signal state,
                                   next_state
                                                              : state_type
                                                                                       := idle;
                                  next_get_state
                                                             : m_state_type
     signal get_state,
                                                                                       := idle;
38
                                                           : read_state_type
     signal reader_state,    next_reader_state : read_state_type := idle;
signal transmitter_state, next_transmitter_state : transmit_state_type := idle;
                                                                                      := idle;
   begin
42
     data_fsm : process(state, data_req, clk) begin
       if (rising_edge(clk)) then
          case state is
44
            when idle =>
              if (data_req = '0' and data_add_0 = '1') then
46
                next_state <= get_data;</pre>
               end if;
50
            when get_data =>
              if (get_state = finished) then
                next_state <= wait_clear;</pre>
52
               end if:
54
            when wait_clear =>
               if (data_req = '1') then
                next_state <= idle;</pre>
58
               end if;
            when others =>
60
              NULL;
          end case;
62
       end if:
     end process data_fsm;
66
      get_data_fsm : process(state, clk) begin
        if rising_edge(clk) then
          if state = get_data then
68
            case get_state is
              when idle =>
70
                 next_get_state <= send_header;</pre>
               when send_header =>
74
                 if transmitter_state = finished then
                   next_get_state <= send_add_low;</pre>
                 end if:
76
               when send_add_low =>
78
                 if transmitter_state = finished then
                   next_get_state <= send_add_high;</pre>
80
                 end if;
82
               when send_add_high =>
                 if transmitter_state = finished then
  if data_read = '1' then
84
                     next_get_state <= get_header;</pre>
86
                   else
                     next_get_state <= send_data;</pre>
                   end if;
90
                 end if;
               when send_data =>
92
                 if transmitter_state = finished then
                   next_get_state <= finished;</pre>
                 end if;
96
               when get_header =>
                 if reader_state = finished then
98
                  next_get_state <= get_add_low;</pre>
100
                 end if:
               when get_add_low =>
                 if reader_state = finished then
                   next_get_state <= get_add_high;</pre>
104
                 end if;
106
               when get_add_high =>
```

```
if reader_state = finished then
                  next_get_state <= get_data;</pre>
110
                end if;
              when get_data =>
112
                if reader_state = finished then
                  next_get_state <= finished;</pre>
114
                end if;
116
              when finished =>
118
                next_get_state <= idle;</pre>
              when others =>
120
                NULL;
            end case;
122
          end if;
       end if;
     end process get_data_fsm;
126
     transmit_fsm : process(clk, get_state, transmitter_state, eot) begin
       if rising_edge(clk) then
128
         if ((get_state = send_header) or
              (get_state = send_add_low) or
130
              (get_state = send_add_high) or
              (get_state = send_data)) then
            case transmitter_state is
134
              when idle =>
              if ready = '1' and eot = '0' then
                  next_transmitter_state <= set_data;</pre>
136
                end if;
138
              when set_data =>
                next_transmitter_state <= trans_data;</pre>
              when trans_data =>
142
                next_transmitter_state <= pause;</pre>
144
              when pause =>
                if eot = '1' then
146
                  next_transmitter_state <= finished;</pre>
                end if;
150
              when finished =>
                next_transmitter_state <= idle;</pre>
152
              when others =>
                NULL;
154
            end case;
          end if;
       end if;
     end process transmit_fsm;
158
     read_fsm : process(clk, get_state, reader_state, eoc) begin
160
       if rising_edge(clk) then
         if ((get_state = get_header) or
162
              (get_state = get_add_low) or
               (get_state = get_add_high) or
              (get_state = get_data)) then
            case reader_state is
166
              when idle =>
                next_reader_state <= wait_data;</pre>
168
              when wait_data =>
170
                if eoc = '1' then
                  next_reader_state <= read_data;</pre>
                end if:
174
              when read_data =>
                next_reader_state <= pause;</pre>
176
              when pause =>
178
                if eoc = '0' then
180
                  next_reader_state <= finished;</pre>
```

```
end if;
182
              when finished =>
                next_reader_state <= idle;</pre>
184
              when others =>
                NULL;
188
            end case;
          end if;
       end if;
190
     end process read_fsm;
192
     switch_states : process(
       next_state,
196
       next_get_state,
       next_reader_state,
       next_transmitter_state
198
     ) begin
200
       if rising_edge(clk) then
         state
                             <= next_state;</pre>
202
         get_state
                             <= next_get_state;</pre>
                             <= next_reader_state;
         reader_state
204
         transmitter_state <= next_transmitter_state;</pre>
       end if;
     end process switch_states;
206
      -- Outputs
208
     with state select
210
       data_ack <= '1' when wait_clear,</pre>
                            'Z' when idle,
                             '0' when others;
212
     with transmitter_state select
214
       write <= '1' when trans_data,</pre>
                         '0' when others;
216
     muart_input <= idle</pre>
                                     when transmitter_state /= set_data
                                                                                 else
218
                                     when transmitter_state /= trans_data
                                                                                 else
220
                      header
                                     when get_state
                                                               = send_header
                                                                                 else
                      data_add_high when get_state
                                                               = send_add_high else
                      {\tt data\_add\_low} \quad {\tt when} \ {\tt get\_state}
                                                               = send add low else
222
                      data_data
                                    when get_state
                                                               = send_data
                                                                                 else
224
                      idle;
226
     muart_output <= clear_data when state</pre>
                                                       = idle
                                                                      else
                       idle when reader_state /= read_data else
228
                       header
                                   when get_state = get_header else
                                                       = get_data
                       data_data when get_state
                       idle:
230
   end data_control_unit_arch;
```

Listing 17: mmu/header_builder.vhd

```
1 -- Author:
    -- Forrest McKerchar
3
    -- builds a header to feed into the RS-232 link
5
    library IEEE;
7 use IEEE.STD_LOGIC_1164.ALL;
9 library work;
11 entity header_builder is
    port (
13     read_write : in std_logic; -- 1 = read, 0 = write
        inst_data : in std_logic; -- 1 = inst, 0 = data
15     header : out std_logic_vector(7 downto 0)
    );
17 end header_builder;
```

Listing 18: mmu/header_decoder.vhd

```
-- Author:
      Forrest McKerchar
4 -- decodes a header received from the RS-232 link
6 library IEEE;
  use IEEE.STD_LOGIC_1164.ALL;
  library work;
10
  entity header_decoder is
   port (
                    : out std_logic; -- 1 = read, 0 = write
      read_write
      fetch_request : out std_logic;
                 : out std_logic; -- 1 = inst, 0 = data
      inst\_data
      header
                    : in std_logic_vector(7 downto 0)
18 end header_decoder;
20 architecture header_decoder_arch of header_decoder is
  begin
    read_write <= header(7); -- reading or writing? (should be 1 in this case)</pre>
    fetch_request <= header(1); -- fetch request? (should be 1n this case)</pre>
   inst_data <= header(0); -- instruction data or data data?</pre>
  end header_decoder_arch;
```

Listing 19: mmu/inst_control_unit.vhd

```
-- Authors:
             Wim Looman, Forrest McKerchar
 4 library IEEE;
   use IEEE.STD_LOGIC_1164.ALL;
   library work;
 8 use work.mmu_types.all;
10 entity inst_control_unit is
      port (
                            : in std_logic; -- High on muart has finished collecting data
: in std_logic; -- High on muart has finished transmitting
         eoc
          eot
          ready
                           : in std_logic; -- High if the muart is ready for new transfer
                          : in std_logic; -- Low to start a transfer
: out std_logic; -- Pulled high to start muart writing data
          inst_req
          write
          inst_or_data : out std_logic; -- Ouput headers inst or data bit
         inst_ack : out std_logic; -- Idles high, pulled low when data ready
muart_input : out muart_input_state; -- Signal connected to muart input
muart_output : out muart_output_state; -- Signal connected to muart output
18
20
                          : in std_logic
     );
22
   end inst_control_unit;
24
   architecture inst_control_unit_arch of inst_control_unit is
26    type m_state_type is (
```

```
send_header,
                       send_add_high, send_add_low,
28
       get_header, get_add_high, get_add_low,
get_data_high, get_data_low, finished
30
     );
                                 is (idle, get_data, wait_clear);
     type state_type
     type read_state_type
                             is (idle, wait_data, read_data, pause, finished);
     type transmit_state_type is (idle, set_data, trans_data, pause, finished);
                                                             : state_type
36
     signal state,
                                  next_state
                                                         : m_state_type
: read_state_type
                                                                                    := idle;
     signal get_state,
                                 next_get_state
     signal reader_state, next_reader_state : read_state_type := idle;
signal transmitter_state, next_transmitter_state : transmit_state_type := idle;
                                                                                    := idle;
38
40 begin
     inst_fsm : process(state, inst_req, clk) begin
       case state is
         when idle =>
           if (inst_req = '0') then
44
             next_state <= get_data;</pre>
46
            end if;
         when get_data =>
           if (get_state = finished) then
50
              next_state <= wait_clear;</pre>
            end if;
52
         when wait_clear =>
           if (inst_req = '1') then
54
             next_state <= idle;</pre>
            end if;
58
         when others =>
           NULL;
       end case;
60
     end process inst_fsm;
62
     get_inst_fsm : process(state, clk) begin
       if state = get_data then
         case get_state is
66
           when idle =>
              next_get_state <= send_header;</pre>
68
            when send header =>
              if transmitter_state = finished then
70
               next_get_state <= send_add_low;</pre>
              end if;
72
74
            when send_add_low =>
              if transmitter_state = finished then
               next_get_state <= send_add_high;</pre>
76
              end if:
78
            when send_add_high =>
              if transmitter_state = finished then
               next_get_state <= get_header;</pre>
82
              end if;
            when get_header =>
84
              if reader_state = finished then
               next_get_state <= get_add_low;</pre>
86
              end if;
            when get_add_low =>
              if reader_state = finished then
90
               next_get_state <= get_add_high;</pre>
              end if:
92
            when get_add_high =>
              if reader_state = finished then
96
                next_get_state <= get_data_low;</pre>
              end if;
98
            when get_data_low =>
```

```
if reader_state = finished then
                 next_get_state <= get_data_high;</pre>
102
               end if;
104
            when get_data_high =>
               if reader_state = finished then
                next_get_state <= finished;</pre>
106
               end if;
108
            when finished =>
110
               next_get_state <= idle;</pre>
            when others =>
112
              NULL;
          end case;
114
        end if;
      end process get_inst_fsm;
116
      transmit_fsm : process(clk, get_state, transmitter_state, eot) begin
118
        if ((get_state = send_header) or
            (get_state = send_add_low) or
120
            (get_state = send_add_high)) then
          case transmitter_state is
122
            when idle =>
               if ready = '1' and eot = '0' then
                next_transmitter_state <= set_data;</pre>
126
               end if;
            when set_data =>
128
               next_transmitter_state <= trans_data;</pre>
130
            when trans_data =>
              next_transmitter_state <= pause;</pre>
134
            when pause =>
              if eot = '1' then
                 next_transmitter_state <= finished;</pre>
136
               end if;
138
            when finished =>
               next_transmitter_state <= idle;</pre>
142
            when others =>
              NULL;
          end case;
144
        end if;
      end process transmit_fsm;
146
      read_fsm : process(clk, get_state, reader_state, eoc) begin
        if ((get_state = get_header) or
          (get_state = get_add_low) or
150
            (get_state = get_add_high) or
            (get_state = get_data_low) or
152
            (get_state = get_data_high)) then
          case reader_state is
154
            when idle =>
              next_reader_state <= wait_data;</pre>
            when wait_data =>
158
              if eoc = '1' then
                next_reader_state <= read_data;</pre>
160
               end if;
162
            when read_data =>
              next_reader_state <= pause;</pre>
166
            when pause =>
              if eoc = '0' then
                next_reader_state <= finished;</pre>
168
               end if;
170
            when finished =>
              next_reader_state <= idle;</pre>
```

```
174
           when others =>
             NULL:
         end case;
176
       end if:
     end process read_fsm;
180
     switch_states : process(
       clk,
182
       next_state,
       next_get_state,
       next_reader_state,
184
       next_transmitter_state) begin
       if rising_edge(clk) then
         state <= next_state;</pre>
188
         get_state <= next_get_state;</pre>
         reader_state <= next_reader_state;</pre>
         transmitter_state <= next_transmitter_state;</pre>
190
       end if;
192
     end process switch_states;
194
     -- Outputs
     with state select
       inst_ack <= '1' when wait_clear,</pre>
196
                    '0' when others;
198
     with state select
      inst_or_data <= '0' when idle,</pre>
200
                        '1' when others;
     with transmitter_state select
204
       write <= '1' when trans_data,
                 '0' when others;
206
     muart_input <= idle</pre>
                                   when transmitter_state /= set_data
208
                                    when transmitter_state /= trans_data
                                                                              else
                     idle
210
                     header
                                    when get_state
                                                             = send_header
                                                                              else
                     inst_add_high when get_state
                                                             = send_add_high else
212
                     inst_add_low when get_state
                                                             = send_add_low else
                     idle:
214
     muart_output <= idle</pre>
                                      when reader_state /= read_data
216
                      header
                                      when get_state = get_header
                                                          = get_data_high else
                      inst_data_high when get_state
                                                          = get_data_low else
                      inst_data_low when get_state
                      idle;
220 end inst_control_unit_arch;
```

Listing 20: mmu/mmu.vhd

```
-- Authors:
          Wim Looman, Forrest McKerchar
4 library IEEE;
  use IEEE.STD_LOGIC_1164.ALL;
  library work;
8 use work.mmu_types.all;
  use work.mmu_control_unit;
10 use work.header_builder;
  use work.header_decoder;
12 use work.reg8;
14 use work.minimal_uart_core;
16
    entity mmu_main is
      port (
        -- instruction bus
18
        inst_add : in std_logic_vector(11 downto 0); -- Address lines.
       inst_data : out std_logic_vector(15 downto 0); -- Data lines.
```

```
inst_req : in std_logic;
                                                         -- Pulled low to request bus
            usage.
22
         inst_ack : out std_logic;
                                                          -- Pulled high to inform of
           request completion.
         -- data bus
        data_add : in
                           std_logic_vector(15 downto 0); -- Address lines.
        data_line : inout std_logic_vector(7 downto 0); -- Data lines.
                                                            -- High for a read request,
26
         data_read : in std_logic;
            low for a write request.
         data_req : in std_logic;
                                                            -- Pulled low to request bus
            usage.
         data_ack : inout std_logic;
                                                            -- Pulled high to inform of
28
            request completion.
         -- extras
        clk
        clk : in std_logic;
receive_pin : in std_logic;
30
        transfer_pin : out std_logic
      ):
    end mmu_main;
34
    architecture mmu_arch of mmu_main is
36
       component mmu_control_unit is
        port (
38
                            : in std_logic; -- High on muart has finished collecting
           eoc
                            : in std_logic; -- High on muart has finished transmitting
           eot
40
                            : in std_logic; -- High if the muart is ready for new
           readv
             transfer
                            : in std_logic; -- High if the cpu requests a read, else
42
           data_read
              write
                            : in std_logic; -- Low to start a transfer
: in std_logic; -- High for memory address, else IO
           data_req
           data\_add\_0
                            : in std_logic; -- Low to start a transfer
           inst_req
          fr : in std_logic; -- Input headers fetch request bit inst_or_data_in : in std_logic; -- Input headers inst or data bit
46
                            : in std_logic; -- Input headers read/!write bit
          rw
48
                            : out std_logic; -- Pulled high to start muart writing data
           write
           inst_or_data_out : out std_logic; -- Ouput headers inst or data bit
                            : out std_logic; -- Idles high, pulled low when data ready
           inst_ack
                            : inout std_logic; -- Idles 'Z', high when data not ready,
52
           data_ack
             pulled low when data ready
                          : out muart_input_state; -- Signal connected to muart input
           muart_input
54
           muart_output
                            : out muart_output_state; -- Signal connected to muart
              output
                            : in std_logic
          clk
        );
56
      end component;
58
       component header_builder is
        port (
60
          read_write : in std_logic; -- 1 = read, 0 = write
          inst_data : in std_logic; -- 1 = inst, 0 = data
                     : out std_logic_vector(7 downto 0)
          header
64
      end component;
66
       component header_decoder is
        port (
68
                        : out std_logic; -- 1 = read, 0 = write
          read_write
           fetch_request : out std_logic;
70
          inst_data : out std_logic; -- 1 = inst, 0 = data
          header
                         : in std_logic_vector(7 downto 0)
72
        );
74
      end component;
      component minimal_uart_core is
76
        port(
          clock : in
                         std_logic;
78
           eoc : out
                        std_logic;
                : inout std_logic_vector(7 downto 0) := "ZZZZZZZZZ";
80
           outp
          rxd
                 : in
                         std_logic;
82
           txd
               : out
                         std_logic;
           eot
                 : out
                         std_logic;
```

```
: in
                          std_logic_vector(7 downto 0);
84
           inp
           ready : out
                          std_logic;
86
           wr
                  : in
                          std_logic
         );
       end component;
88
       component reg8 IS
90
         port(
                   : in
                         std_logic_vector(7 downto 0);
           clock : in
                         std_logic;
94
            enable : in
                         std_logic;
           reset : in std_logic;
Q : out std_logic_vector(7 downto 0)
96
         );
       end component;
98
                            : std_logic;
       signal eoc
102
       signal eot
                            : std_logic;
       signal ready
                            : std_logic;
       signal fr
                            : std_logic;
104
        signal inst_or_data_in : std_logic;
       signal rw
106
                           : std_logic;
       signal write
                           : std_logic;
       signal inst_or_data_out : std_logic;
110
       signal muart_input : muart_input_state;
       signal muart_output : muart_output_state;
112
       signal muart_out : std_logic_vector(7 downto 0);
       signal muart_in : std_logic_vector(7 downto 0);
114
       signal header_in : std_logic_vector(7 downto 0);
        signal header_out : std_logic_vector(7 downto 0);
        signal inst_data_high_enable : std_logic;
118
        signal inst_data_low_enable : std_logic;
       signal data_data_enable : std_logic;
       signal data_line_tri : std_logic_vector(7 downto 0);
120
122
       begin
       muart : minimal_uart_core port map (
         clk,
         eoc.
126
         muart_out,
         receive_pin,
         transfer_pin,
128
         eot,
         muart_in,
130
         ready,
         write
       );
       cu : mmu_control_unit port map (
134
         eoc,
         eot,
136
         ready,
         data_read,
138
         data_req,
         data_add(0),
         inst_req,
142
         fr,
         inst_or_data_in,
144
         rw,
         write,
         inst_or_data_out,
146
         inst_ack,
          data_ack,
         muart_input,
150
         muart_output,
         clk
       ):
152
       hb : header_builder port map (
         data_read,
154
         inst_or_data_out,
         header_out
```

```
hd : header_decoder port map (
158
         rw,
          fr,
160
          inst_or_data_in,
162
         header_in
164
        idh : reg8 port map (
         muart_out,
166
          clk.
          inst_data_high_enable,
          ,o,
168
          inst_data(15 downto 8)
170
       );
       idl : reg8 port map (
172
          muart_out,
          inst_data_low_enable,
174
          0',
176
          inst_data(7 downto 0)
       );
178
       dd : reg8 port map (
         muart_out,
180
          clk,
          data_data_enable,
          ,0,,
182
          data_line_tri
184
186
       with muart_input select
         muart_in <= header_out</pre>
                                                          when header,
188
                        "0000" & inst_add(11 downto 8) when inst_add_high,
                        inst_add(7 downto 0)
                                                          when inst_add_low,
                        '0' & data_add(15 downto 9)
                                                          when data_add_high,
190
                        data_add(8 downto 1)
                                                          when data_add_low,
                        data_line
                                                          when data_data,
192
                        (others => '0')
                                                          when others;
194
       route_output : process(muart_output, muart_out) begin
          header_in <= (others => '0');
196
          inst_data_high_enable <= '0';</pre>
          inst_data_low_enable <= '0';</pre>
198
          data_data_enable <= '0';</pre>
          case muart_output is
200
            when header =>
202
              header_in <= muart_out;
204
            when inst_data_high =>
              inst_data_high_enable <= '1';</pre>
206
            when inst_data_low =>
              inst_data_low_enable <= '1';</pre>
208
210
            when data_data =>
             data_data_enable <= '1';</pre>
212
            when others =>
              NULL;
          end case;
214
       end process;
216
       data_line <= data_line_tri when data_add(0) = '1' and data_read = '1' else</pre>
218
                      (others => 'Z');
220
     end mmu_arch;
```

Listing 21: $mmu/mmu_types.vhd$

```
-- Authors:
2 -- Wim Looman, Forrest McKerchar
4 library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
```

Listing 22: mmu/muart/BRG.vhd

```
--***********************************
2 --* Minimal UART ip core
  --* Author: Arao Hayashida Filho
                                      arao@medinovacao.com.br
  --*********************************
6 --*
  --* Copyright (C) 2009 Arao Hayashida Filho
  --* This source file may be used and distributed without
10 --* restriction provided that this copyright statement is not
  \operatorname{--*} removed from the file and that any derivative work contains
12 --* the original copyright notice and the associated disclaimer.
14 --* This source file is free software; you can redistribute it
  --* and/or modify it under the terms of the GNU Lesser General
_{16} --* Public License as published by the Free Software Foundation;
  --* either version 2.1 of the License, or (at your option) any
18 --* later version.
20 --* This source is distributed in the hope that it will be
  --* useful, but WITHOUT ANY WARRANTY; without even the implied
22 --* warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR
  --* PURPOSE. See the GNU Lesser General Public License for more
24 --* details.
  --*
26 --* You should have received a copy of the GNU Lesser General
  --* Public License along with this source; if not, download it
28 --* from http://www.opencores.org/lgpl.shtml
32 library ieee:
  use ieee.std_logic_1164.all;
34 use ieee.std_logic_arith.all;
  use ieee.std_logic_unsigned."+";
  entity br_generator is
   generic (divider_width: integer := 16);
38
    port (
                : in std_logic;
     clock
40
     rx_enable : in std_logic;
     clk_txd : out std_logic;
tx_enable : in std_logic;
     clk_serial : out std_logic
    );
46 end br_generator;
48 architecture principal of br_generator is
    -- change the following constant to your desired baud rate
    -- one hz equal to one bit per second
                        : std_logic_vector(divider_width - 1 downto 0) := (others =>
    signal count_brg
        '0');
            count_brg_txd : std_logic_vector(divider_width - 1 downto 0) := (others =>
    signal
52
        '0');
                   : std_logic_vector(divider_width - 1 downto 0) := x"0516";
    constant brdvd
        -- 38400 bps @ 50MHz
54
    begin
     txd : process (clock)
56
      begin
       if (rising_edge(clock)) then
58
         if (count_brg_txd = brdvd) then
```

```
<= '1';
             clk_txd
             count_brg_txd <= (others => '0');
           elsif (tx_enable = '1') then
             clk_txd <= '0';
             count_brg_txd <= count_brg_txd + 1;</pre>
64
                           <= '0';
66
             count_brg_txd <= (others => '0');
           end if;
68
         end if:
       end process txd;
70
72
       rxd : process (clock)
       begin
        if (rising_edge(clock)) then
74
           if (count_brg=brdvd) then
             count_brg <= (others => '0');
clk_serial <= '1';</pre>
76
           elsif (rx_enable = '1') then
             count_brg <= count_brg+1;</pre>
             clk_serial <= '0';
80
           else
             count_brg <= '0' & brdvd(divider_width - 1 downto 1);</pre>
82
             clk_serial <= '0';</pre>
           end if;
         end if:
      end process rxd;
 end principal;
```

Listing 23: mmu/muart/serial.vhd

```
1 --**********************************
  --* Minimal UART ip core
3 --* Author: Arao Hayashida Filho
                                    arao@medinovacao.com.br
7 --* Copyright (C) 2009 Arao Hayashida Filho
^{9} --* This source file may be used and distributed without
  --* restriction provided that this copyright statement is not
11 --* removed from the file and that any derivative work contains
  --* the original copyright notice and the associated disclaimer.
13 --*
  --* This source file is free software; you can redistribute it
15 --* and/or modify it under the terms of the GNU Lesser General
  --* Public License as published by the Free Software Foundation;
17 --* either version 2.1 of the License, or (at your option) any
  --* later version.
  --* This source is distributed in the hope that it will be
21 --* useful, but WITHout ANY WARRANTY; without even the implied
  --* warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR
23 --* PURPOSE. See the GNU Lesser General Public License for more
  --* details.
25 --*
  --* You should have received a copy of the GNU Lesser General
27 --* Public License along with this source; if not, download it
  --* from http://www.opencores.org/lgpl.shtml
  library IEEE;
33 use IEEE.STD_LOGIC_1164.ALL;
35 entity minimal_uart_core is
   port(
     clock : in
                  std_logic;
                 std_logic;
     eoc : out
     outp : inout std_logic_vector(7 downto 0) := "ZZZZZZZZZ";
     rxd : in std_logic;
txd : out std_logic;
     rxd
41
```

```
eot : out
                    std_logic;
                      std_logic_vector(7 downto 0);
            : in
43
       inp
       ready : out
                      std_logic;
             : in
                      std_logic
45
       wr
     );
47 end minimal_uart_core;
49 architecture principal of minimal_uart_core is
    type state is (s0, s1, s2, s3, s4, s5, s6, s7, s8, s9);
     signal clk_serial : std_logic := '0';
                              : std_logic := '0';
     signal start
     signal eocs, eoc1, eoc2 : std_logic := '0';
53
     signal rx_ck_enable
                              : std_logic := '0';
     signal receiving
                              : std_logic := '0';
                             : std_logic := '0';
     signal transmitting
                              : std_logic := '0';
     signal clk_txd
     signal txds
                              : std_logic := '1';
     signal eots
                              : std_logic := '0';
59
                              : std_logic_vector(7 downto 0) := x"00";
     signal inpl
                              : std_logic_vector(7 downto 0) := x"00";
61
     signal data
     signal atual_state, next_state, atual_state_txd, next_state_txd: state := s0;
     signal tx_enable
                           : std_logic := '0';
                              : std_logic := '0';
     signal tx_ck_enable
65
     component br_generator
      port (
67
         clock
                     : in std_logic;
         rx_enable : in std_logic;
clk_txd : out std_logic;
69
         tx_enable : in std_logic;
         clk_serial : out std_logic
      );
73
     end component;
75
     begin
       ready <= not(tx_enable);</pre>
77
       brg : br_generator port map (clock, rx_ck_enable, clk_txd, tx_ck_enable,
           clk_serial);
79
       rx_ck_enable <= start or receiving;</pre>
       tx_ck_enable <= tx_enable or transmitting;</pre>
       start_detect : process(rxd, eocs)
83
       begin
         if (eocs = '1') then
           start <= '0';
85
          elsif (falling_edge(rxd)) then
           start <= '1';
87
         end if;
       end process start_detect;
       rxd_states : process (clk_serial)
91
       begin
        if (rising_edge(clk_serial)) then
93
           atual_state <= next_state;
         end if;
95
       end process rxd_states;
       rxd_state_machine : process(start, atual_state)
99
       begin
         if (start = '1' or receiving = '1') then
            case atual_state is
101
             when s0 =>
                eocs <= '0';
103
                if (start = '1') then
                  next_state <= s1;</pre>
                  receiving <= '1';
107
                else
                 next_state <= s0;</pre>
                  receiving <= '0';</pre>
109
                end if;
111
             when s1 =>
               receiving <= '1';
```

```
eocs <= '0';
                 next_state <= s2;</pre>
115
               when s2 =>
117
                 receiving <= '1';
eocs <= '0';
                 next_state <= s3;</pre>
121
               when s3 =>
                receiving <= '1';
eocs <= '0';
123
                 next_state <= s4;</pre>
125
127
               when s4 =>
                 receiving <= '1';
                              <= '0';
129
                  eocs
                 next_state <= s5;</pre>
131
               when s5 =>
                 receiving <= '1';
eocs <= '0';
133
                 next_state <= s6;</pre>
135
137
               when s6 =>
                 receiving <= '1';
eocs <= '0';
139
                 next_state <= s7;</pre>
141
               when s7
                         =>
                 receiving <= '1';
eocs <= '0';
145
                 next_state <= s8;</pre>
               when s8
147
                         =>
                 receiving <= '1';
eocs <= '0';
149
                 next_state <= s9;</pre>
151
               when s9 =>
                 receiving <= '1';
eocs <= '1';
153
                 next_state <= s0;</pre>
155
               when others =>
157
                 null:
159
            end case;
          end if;
161
        end process rxd_state_machine;
163
        rxd_shift : process(clk_serial)
165
        begin
          if (rising_edge(clk_serial)) then
167
            if (eocs = '0') then
              data <= rxd & data(7 downto 1);</pre>
169
            end if;
          end if;
        end process rxd_shift;
171
        process (clock)
173
        begin
175
         if (rising_edge(clock)) then
           eoc <= eocs;
          end if;
177
        end process;
179
        process(atual_state)
181
        begin
         if (atual_state=s9) then
183
           outp <= data;
          end if;
        end process;
185
```

```
txd_states : process(clk_txd)
187
       begin
189
         if (rising_edge(clk_txd)) then
          atual_state_txd <= next_state_txd;
          end if;
191
        end process txd_states;
193
       txd_state_machine : process(atual_state_txd, tx_enable)
195
       begin
         case atual_state_txd is
197
            when s0 =>
              inpl <= inp;
eots <= '0';</pre>
199
              if (tx_enable = '1') then
               txds
                                <= '0';
201
                               <= '1';
                transmitting
               next_state_txd <= s1;</pre>
              else
                                <= '1';
205
               txds
               transmitting <= '0';
               next_state_txd <= s0;</pre>
207
              end if;
209
            when s1 =>
                              <= inpl(0);
                             <= '0';
              eots
              transmitting <= '1';
213
             next_state_txd <= s2;</pre>
215
            when s2 =>
             txds
                              <= inpl(1);
217
                              <= '0';
              eots
                            <= '1';
              transmitting
             next_state_txd <= s3;</pre>
221
            when s3 =>
                              <= inpl(2);
223
             txds
              eots
                              <= '0';
             transmitting <= '1';
225
             next_state_txd <= s4;</pre>
            when s4 =>
229
             txds
                              <= inpl(3);
                              <= ',0';
              transmitting <= '1';
231
             next_state_txd <= s5;</pre>
233
            when s5 =>
             txds
                              <= inpl(4);
                              <= '0';
              eots
             transmitting <= '1';
237
             next_state_txd <= s6;</pre>
239
            when s6 =>
             txds
                              <= inpl(5);
241
              eots
                              <= '0';
              transmitting <= '1';
              next_state_txd <= s7;</pre>
245
            when s7 =>
             txds
                              <= inpl(6);
247
              eots
                              <= '0';
                             <= '1';
249
              transmitting
              next_state_txd <= s8;</pre>
            when s8 =>
                              <= inpl(7);
253
             txds
                             <= '0';
                             <= '1';
              transmitting
255
              next_state_txd <= s9;</pre>
257
            when s9 =>
                             <= '1';
259
             txds
```

```
261
263
             when others =>
               null;
265
           end case;
267
        end process txd_state_machine;
269
        tx_start:process (clock, wr, eots)
271
        begin
          if (eots = '1') then
  tx_enable <= '0';</pre>
273
          elsif (falling_edge(clock)) then
  if (wr = '1') then
    tx_enable <= '1';</pre>
275
             end if;
277
          end if;
        end process tx_start;
279
        eot<=eots;
281
283
        process (clock)
        begin
          if (rising_edge(clock)) then
285
             txd <= txds;</pre>
287
          end if;
        end process;
   end principal ;
```

Test Benchs

Listing 24: processor/alu_tb.vhd

```
-- Authors:
        Henry Jenkins, Joel Koh
4 library IEEE;
  use IEEE.STD_LOGIC_1164.ALL;
     A testbench has no ports.
8 entity alu_tb is
    end alu_tb;
  architecture behav of alu th is
    -- Declaration of the component that will be instantiated.
12
    component alu
                      STD_LOGIC_VECTOR (3 downto 0); -- Function (opcode)
     Port (f : in
14
           rx : in
                      STD_LOGIC_VECTOR (7 downto 0); -- Input x (Rx)
                                                     -- Input y (Ry)
-- Output Normaly (Ry)
           ry : in ro : out
                      STD_LOGIC_VECTOR (7 downto 0);
16
                      STD_LOGIC_VECTOR (7 downto 0);
           Cin : in
                      STD_LOGIC;
                                                      -- Carry in
           sr : out STD_LOGIC_VECTOR (15 downto 0)); -- Status register out Z(0),
               C(1), N(2)
    end component;
     -- Specifies which entity is bound with the component.
    for alu_0: alu use entity work.alu;
      signal f : STD_LOGIC_VECTOR (3 downto 0);
      signal rx, ry, ro : STD_LOGIC_VECTOR (7 downto 0);
24
      signal Cin : STD_LOGIC;
                        : STD_LOGIC_VECTOR (15 downto 0);
      signal sr
26
    begin
       -- Component instantiation.
28
      alu_0: alu port map (f \Rightarrow f, rx \Rightarrow rx, ry \Rightarrow ry, ro \Rightarrow ro, Cin \Rightarrow Cin, sr \Rightarrow sr);
30
      -- This process does the real job.
32
      process
      type pattern_type is record
                  : STD_LOGIC_VECTOR (3 downto 0);
34
        f
                   : STD_LOGIC_VECTOR (7 downto 0);
        rx, ry
        ro
                   : STD_LOGIC_VECTOR (7 downto 0);
                   : STD_LOGIC;
        Cin
        sr
                   : STD_LOGIC_VECTOR (15 downto 0);
     end record;
    -- The patterns to apply.
40
    type pattern_array is array (natural range <>) of pattern_type;
    constant patterns : pattern_array :=
42
    44
        - 1ns
     46
48
          - 5ns
     - 10 ns
     ("0001", "111111111", "10101010", "10101010", '0', "0000000000000000"), --AND tests
     ("0001", "10000011", "10110010", "10000010", '0', "000000000000000"), --AND tests ("0001", "000000011", "00110010", "00000010", '0', "000000000000000"), --AND tests
56
     58
        - 14 ns
     ("0011", "00000001", "00000001", "00000001", '0', "000000000000000"), --OR tests
     ("0011", "00000001", "00000001", "00000001", '0', "0000000000000000"), --OR tests ("0011", "10101010", "10101010", "10101010", '0', "000000000000000000"), --OR tests ("0011", "01010101", "01010101", "01010101", '0', "0000000000000000"), --OR tests ("0011", "11111111", "00000000", "111111111", '0', "000000000000000000"), --OR tests
60
62
```

```
- 20 ns
        ("0011", "00000000", "01010101", "01010101", '0', "00000000000000"), --OR tests
        ("0011", "00000000", "10101010", "10101010", '0', "00000000000000100"), --OR tests ("0011", "11111111", "01010101", "11111111", '0', "00000000000000000000, --OR tests ("0011", "11111111", "10101010", "111111111", '0', "000000000000000000, --OR tests ("0011", "10000011", "10110010", "10110011", '0', "000000000000000000, --OR tests
66
            - 25 ns
        ("0011", "00000011", "00110010", "00110011", '0', "000000000000000"), --OR tests
        ("0101", "00000000", "00000000", "111111111", '0', "000000000000100"), --NOT tests
72
               - ry should not matter
        - 30 ns
        76
        ("0101", "00000000", "01010101", "1111111", '0', "00000000000000000"), -NOT tests ("0101", "00000000", "10101010", "11111111", '0', "0000000000000000"), -NOT tests
80
              - 35 ns
        ("0101", "11111111", "01010101", "00000000", '0', "000000000000001"), --NOT tests ("0101", "11111111", "10101010", "00000000", '0', "000000000000001"), --NOT tests ("0101", "10000011", "10110010", "01111100", '0', "000000000000000"), --NOT tests ("0101", "000000011", "00110010", "111111100", '0', "0000000000000000"), --NOT tests
82
84
              - 39 ns
        86
              - 40 ns
       88
90
              - 45 ns
       ("0111", "111111111", "111111111", "00000000", '0', "000000000000000000"), --XOR tests ("0111", "00000000", "01010101", "01010101", '0', "000000000000000"), --XOR tests ("0111", "00000000", "10101010", "10101010", '0', "0000000000000000"), --XOR tests ("0111", "11111111", "01010101", "10101010", '0', "000000000000000"), --XOR tests ("0111", "111111111", "101010101", "01010101", '0', "000000000000000"), --XOR tests
92
94
96
              - 50 ns
        ("0111", "10000011", "10110010", "00110001", '0', "00000000000000"), --XOR tests ("0111", "00000011", "00110010", "00110001", '0', "00000000000000") --XOR tests
98
      );
100 begin
       -- Check each pattern.
102
      for i in patterns'range loop
         -- Set the inputs.
         Cin <= patterns(i).Cin;</pre>
104
         f <= patterns(i).f;</pre>
         rx <= patterns(i).rx;</pre>
106
         ry <= patterns(i).ry;</pre>
             Wait for the results.
108
         wait for 1 ns;
110
         -- Check the outputs.
         assert ro = patterns(i).ro
         report "bad output register value" severity error;
112
         assert sr = patterns(i).sr
         report "bad status register value" severity error;
         assert sr(0) = patterns(i).sr(0)
         report " *Zero is incorrect" severity error;
116
         assert sr(1) = patterns(i).sr(1)
         report " *Carry is incorrect" severity error;
118
         assert sr(2) = patterns(i).sr(2)
         report " *Negitive is incorrect" severity error;
120
       end loop;
      assert false report "end of test" severity note;
       -- Wait forever; this will finish the simulation.
      wait;
    end process;
126 end behav;
```

Listing 25: processor/fulladder_tb.vhd

```
1 -- Authors:
          Henry Jenkins, Joel Koh
  library IEEE;
5 use IEEE.STD_LOGIC_1164.ALL;
7 -- A testbench has no ports.
  entity fulladder8_tb is
   end fulladder8_tb;
11 architecture behav of fulladder8_tb is
    -- Declaration of the component that will be instantiated.
    component fulladder8
    Port (A : in STD_LOGIC_VECTOR( 7 downto 0);
                       STD_LOGIC_VECTOR( 7 downto 0);
          В
               : in
15
          Cin : in
                       STD_LOGIC;
          Sum : out STD_LOGIC_VECTOR( 7 downto 0);
17
           Cout : out STD_LOGIC
          );
    end component;
    -- Specifies which entity is bound with the component.
21
    for fulladder8_0: fulladder8 use entity work.fulladder8;
                       : STD_LOGIC_VECTOR (7 downto 0);
      signal A,B,Sum
23
      signal Cin, Cout
                        : STD_LOGIC;
25
    begin
          Component instantiation.
      fulladder8_0: fulladder8 port map (A => A, B => B, Cin => Cin, Sum => Sum, Cout
27
          => Cout);
      -- This process does the real job.
      process
       type pattern_type is record
        A : STD_LOGIC_VECTOR( 7 downto 0);
             : STD_LOGIC_VECTOR( 7 downto 0);
: STD_LOGIC;
33
        В
        Cin
        Sum : STD_LOGIC_VECTOR( 7 downto 0);
35
        Cout : STD_LOGIC;
     end record;
     -- The patterns to apply.
    type pattern_array is array (natural range <>) of pattern_type;
39
    constant patterns : pattern_array :=
                              Cin Sum
41
                   В
                                              Cout
    43
47
     ("10101010", "01010101", '0', "11111111", '0'), --AND tests ("10101010", "01010101", '1', "00000000", '1'), --AND tests ("11111111", "11111111", '0', "111111110", '1') --XOR tests
49
    );
51
  begin
     -- Check each pattern.
    for i in patterns'range loop
      -- Set the inputs.
55
         <= patterns(i).A;
<= patterns(i).B;</pre>
      Α
57
      В
      Cin <= patterns(i).Cin;</pre>
      -- Wait for the results.
59
      wait for 1 ns;
       -- Check the outputs.
      assert Sum = patterns(i).Sum
      report "The sum check failed" severity error;
63
      assert Cout = patterns(i).Cout
      report "The carry out is wrong" severity error;
65
    end loop;
    assert false report "end of test" severity note;
    -- Wait forever; this will finish the simulation.
    wait;
  end process;
```

Listing 26: processor/spr_tb.vhd

```
-- Authors:
         Henry Jenkins, Joel Koh
4 library ieee;
  use ieee.std_logic_1164.all;
6 --use ieee.std_logic_unsigned.all;
  --use ieee.std_logic_arith.all;
  entity spr_TB is
                        -- entity declaration
   end spr_TB;
12 architecture TB of spr_TB is
    component sr
14
    Port (clk
                    : in
                            STD_LOGIC;
           enable
                    : in
                            STD_LOGIC;
                                                                -- Enable write
16
                    : in
                                                                -- Reset the register
                            STD LOGIC:
           reset
                            STD_LOGIC_VECTOR (15 downto 0); -- The input to the SPR
           R.i
                     : in
                     : out STD_LOGIC_VECTOR (15 downto 0)); -- The output from SPR
           Ro
20
    end component;
    signal sr_enable : std_logic;
22
    signal sr_reset : std_logic;
signal sr_Ri : std_logic_vector(15 downto 0);
signal sr_Ro : std_logic_vector(15 downto 0);
24
26
    component pc
28
    Port (clk
                    : in
                           STD_LOGIC;
                     : in
                            STD_LOGIC;
                                                                -- Enable write
           enable
                                                                -- Reset the register
           reset
                     : in
                            STD LOGIC:
30
                            STD_LOGIC_VECTOR (15 downto 0); -- The input to the SPR
           R.i
                     : in
          Ro
                     : out STD_LOGIC_VECTOR (15 downto 0)); -- The output from SPR
32
    end component;
    signal pc_enable : std_logic;
36
    signal pc_reset : std_logic;
    signal pc_Ri
                      : std_logic_vector(15 downto 0);
                      : std_logic_vector(15 downto 0);
    signal pc_Ro
38
    signal T_clk : std_logic;
42 begin
    U_sr: sr port map (clk => T_clk, enable => sr_enable, reset => sr_reset, Ri =>
        sr_Ri, Ro => sr_Ro);
     U_pc: pc port map (clk => T_clk, enable => pc_enable, reset => pc_reset, Ri =>
        pc_Ri, Ro => pc_Ro);
46
      -- concurrent process to offer the clk signal
48
    process
    begin
      T_clk <= '0';
50
       wait for 5 ns;
       T_clk <= '1';
52
      wait for 5 ns;
    end process;
54
    process
      variable err_cnt: integer :=0;
58
    begin
60
       -- Write
62
      sr_enable <= '1';</pre>
      sr_reset <= '0';
sr_Ri <= "0100011001011001";</pre>
64
       pc_enable <= '1';</pre>
66
```

```
pc_reset <= '0';</pre>
       pc_Ri
                 <= "0101011010110100";
68
       wait for 20 ns;
70
       -- Read
       assert (sr_Ro="0100011001011001") report "Read sr #1 failed" severity error;
       assert (pc_Ro="0101011010101010") report "Read pc #1 failed" severity error;
74
       -- Change Ri
       sr_Ri <= "1001100101110100";
76
       pc_Ri <= "0001010001110000";
       wait for 20 ns;
78
       assert (sr_Ro = "1001100101110100") report "Read sr #2 failed" severity error; assert (pc_Ro = "0001010001110000") report "Read pc #2 failed" severity error;
82
       -- Disable sr, pc still enabled
       sr_enable <= '0';</pre>
       sr_Ri <= "0101010101010101";
84
       pc_Ri <= "1010101010101010";
       wait for 20 ns;
86
       assert (sr_Ro = "1001100101110100") report "Wrote to sr while disabled" severity
           error;
       assert (pc_Ro = "101010101010101010") report "Read pc #3 failed" severity error;
88
       -- Enable sr
       sr_enable <= '1';</pre>
       wait for 20 ns;
92
       assert (sr_Ro = "010101010101010101") report "Read sr #3 failed" severity error;
94
       -- Disable pc, sr still enabled
       pc_enable <= '0';</pre>
96
       sr_Ri <= "0000000111111111";</pre>
       pc_Ri <= "11111111100000000";</pre>
       wait for 20 ns;
       assert (sr_Ro = "00000000111111111") report "Read sr #4 failed" severity error;
100
       assert (pc_Ro = "10101010101010101010") report "Wrote to pc while disabled" severity
           error;
102
       -- Enable pc
       pc_enable <= '1';</pre>
104
       wait for 20 ns;
       assert (pc_Ro = "11111111100000000") report "Read pc #4 failed" severity error;
106
108
       assert false report "End of test" severity note;
      wait; -- wait forever to end the test
110
112
     end process;
114 end TB;
116 -----
   configuration CFG_TB of spr_TB is
   for TB
     end for;
120 end CFG_TB;
```

Listing 27: processor/gpr_tb.vhd

```
-- Authors:
2 -- Henry Jenkins, Joel Koh

4 library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

6 -- A testbench has no ports.
8 entity gpr_tb is
end gpr_tb;

10
architecture behav of gpr_tb is
12 -- Declaration of the component that will be instantiated.
component gpr
```

```
Port(clk
                                 : IN std_logic;
                                                                         -- Clock
          enable
                                 : IN std_logic;
                                                                         -- Enable input
              (output is always enabled)
          SelRx, SelRy, SelRi : IN std_logic_vector(2 DOWNTO 0); -- Selecti which
16
              registers to use
                                 : IN std_logic_vector(7 DOWNTO 0); -- Input
                                 : OUT std_logic_vector(7 DOWNTO 0)); -- Outputs
          Rx, Ry
18
     end component;
20
      - Specifies which entity is bound with the component.
     for gpr_0: gpr use entity work.gpr;
     signal clk, enable : std_logic;
signal SelRx, SelRy, SelRi : std_logic_vector(2 DOWNTO 0);
22
                                   : std_logic_vector(7 DOWNTO 0);
    signal Ri, Rx, Ry
24
  begin
     -- Component instantiation.
26
     {\tt gpr\_0: gpr port map (clk => clk, enable => enable, SelRx => SelRx, SelRy => SelRy, }
         SelRi => SelRi, Ri => Ri, Rx => Rx, Ry => Ry);
28
     -- Does the clock signal
30
     process
     begin
       clk <= '0';
32
       wait for 5 ns;
       clk <= '1';
       wait for 5 ns;
     end process;
36
38
     -- This process does the real job.
     process
     begin
       -- Write to RO
42
       SelRi <= "000";
       Ri <= "00010100";
44
       enable <= '1';
       wait for 20 ns;
46
       -- Read RO from Rx
       SelRx <= "000";
       wait for 20 ns;
50
       assert (Rx = "00010100") report "Read from Rx failed #1" severity error;
52
       -- Read RO from Ry
       SelRy <= "000";
54
       wait for 20 ns;
       assert (Ry = "00010100") report "Read from Ry failed #1" severity error;
56
       -- Disable write
58
       enable <= '0';
       wait for 20 ns;
60
       -- Change Ri (should not write as it is disabled)
       Ri <= "00101010";
       wait for 20 ns;
64
       assert (Rx = "00010100") report "Wrote to register while disabled #1" severity
           error;
       assert (Ry = "00010100") report "Wrote to register while disabled #2" severity
           error:
       -- Enable write
68
       enable <= '1';
       wait for 20 ns;
70
       assert (Rx = "00101010") report "Read from Rx failed #2" severity error; assert (Ry = "00101010") report "Read from Ry failed #2" severity error;
72
       -- Write to R2
74
       SelRi <= "010";
76
       Ri <= "01010001";
       wait for 20 ns;
       -- Read R2 from Rx
       SelRx <= "010";
wait for 20 ns;</pre>
80
```

```
assert (Rx = "01010001") report "Read from Rx failed #3" severity error;
       -- Read R2 from Ry
84
       SelRy <= "010";
       wait for 20 ns;
86
       assert (Ry = "01010001") report "Read from Ry failed #3" severity error;
88
       -- Read RO from Rx again (should not have changed from previous results)
90
       SelRx <= "000";
       wait for 20 ns;
       assert (Rx = "00101010") report "Read from Rx failed #4" severity error;
92
       -- Read RO from Ry again (should not have changed from previous results)
94
       SelRy <= "000";
       wait for 20 ns;
96
       assert (Ry = "00101010") report "Read from Ry failed #4" severity error;
       -- Wait for a long time
100
       wait for 1 ms;
       assert (Rx = "00101010") report "Read from Rx failed #5" severity error;
       assert (Ry = "00101010") report "Read from Ry failed #5" severity error;
102
       -- Read R2 after a long time
104
       SelRx <= "010";
       SelRy <= "010";
       wait for 1 ms;
       assert (Rx = "01010001") report "Read from Rx failed #6" severity error;
108
       assert (Ry = "01010001") report "Read from Ry failed #6" severity error;
110
      assert false report "End of test" severity note;
112
       wait; -- wait forever to end the test
     end process;
116 end behav;
```

Listing 28: mmu/mmu_tb.vhd

```
1 -- Author:
          Wim Looman
  library IEEE;
5 use IEEE.STD_LOGIC_1164.ALL;
7 library work;
  use work.mmu_main;
9 use work.minimal_uart_core;
  use work.txt_util.all;
  entity mmu tb is
13 end mmu_tb;
15 architecture tb of mmu tb is
    component mmu_main is
      port (
17
        -- instruction bus
        inst_add : in std_logic_vector(11 downto 0); -- Address lines.
        inst_data : out std_logic_vector(15 downto 0); -- Data lines.
        inst_req : in std_logic;
                                                        -- Pulled low to request bus
21
           usage.
                                                        -- Pulled high to inform of
        inst_ack : out std_logic;
            request completion.
        -- data bus
23
                          std_logic_vector(15 downto 0); -- Address lines.
        data_add : in
        data_line : inout std_logic_vector(7 downto 0); -- Data lines.
                                                          -- High for a read request,
        data_read : in std_logic;
            low for a write request.
                                                          -- Pulled low to request bus
        data_req : in
                         std_logic;
           usage.
        data_ack : inout std_logic;
                                                         -- Pulled high to inform of
           request completion.
        -- extras
29
```

```
clk : in std_logic;
receive_pin : in std_logic;
31
         transfer_pin : out std_logic
33
     end component;
     component minimal_uart_core is
37
       port(
         clock : in
                         std_logic;
                         std_logic;
         eoc : out
39
         outp : inout std_logic_vector(7 downto 0) := "ZZZZZZZZZ";
               : in
: out
         rxd
                         std_logic;
41
         txd
                         std_logic;
         eot : out
                         std_logic;
         inp
               : in
                         std_logic_vector(7 downto 0);
         ready : out
45
                         std_logic;
                         std_logic
         wr
                : in
       );
47
     end component;
49
                          : std_logic_vector(11 downto 0);
     signal inst_add
     signal inst_data
                           : std_logic_vector(15 downto 0);
     signal inst_req
                           : std_logic := '1';
     {\tt signal inst\_ack}
                           : std_logic;
     signal data_add
                           : std_logic_vector(15 downto 0);
     signal data_line
                           : std_logic_vector(7 downto 0);
55
     signal data_read
                           : std_logic;
     signal data_req
                           : std_logic;
57
     signal data_ack
                           : std_logic;
     signal clk
                           : std_logic;
     signal receive_pin : std_logic;
     signal transfer_pin : std_logic;
     signal eoc, rxd, txd, eot, ready, wr: std_logic;
63
     signal outp, inp : std_logic_vector(7 downto 0);
65
     signal current_recv : std_logic_vector(7 downto 0);
     signal current_send : std_logic_vector(7 downto 0);
   begin
     m : mmu_main port map (inst_add, inst_data, inst_req, inst_ack, data_add,
     data_line, data_read, data_req, data_ack, clk, receive_pin, transfer_pin);
muart : minimal_uart_core port map (clk, eoc, outp, rxd, txd, eot, inp, ready, wr);
71
     rxd <= transfer_pin;</pre>
     receive_pin <= txd;
73
75
     clk_gen : process begin
       clk <= '0';
       wait for 10 ns;
77
       clk <= '1';
wait for 10 ns;</pre>
79
     end process;
81
     inst_test : process
       type pattern_type is record
83
                      : std_logic_vector(11 downto 0);
         inst\_add
                         : std_logic_vector( 7 downto 0);
         recv head
                        : std_logic_vector( 7 downto 0);
         send_head
                        : std_logic_vector(15 downto 0);
87
         inst_data
       end record;
       type pattern_array is array (natural range <>) of pattern_type;
89
       constant patterns : pattern_array :=
                         recv_head
91 --
          inst_add
                                       send_head
                                                     inst_data
       ((x"52E", x"81", x"83", x"83A7"), (x"96F", x"81", x"83", x"4F5E"),
        (x"8F1", x"81", x"83", x"5937"),
(x"65A", x"81", x"83", x"A8F2"));
95
     begin
       wr <= '0';
97
       for i in patterns'range loop
         wait for 10000 ns;
99
         inst_add <= patterns(i).inst_add;</pre>
         wait for 20 ns;
```

```
inst_req <= '0';
103
          wait until eoc'event;
          assert outp = patterns(i).recv_head
105
           report "Bad header expected '" & str(patterns(i).recv_head) & "' recieved '"
               & str(outp) & "'"
107
           severity error;
          wait until eoc'event;
109
          assert false report "passed header" severity note;
111
          wait until eoc'event;
          assert outp = patterns(i).inst_add(7 downto 0)
113
           report "Bad address low expected '" & str(patterns(i).inst_add(7 downto 0)) &
                 "' recieved '" & str(outp) & "'"
115
           severity error;
          wait until eoc'event;
117
          assert false report "passed address low" severity note;
119
          wait until eoc'event;
121
          assert outp = "0000" & patterns(i).inst_add(11 downto 8)
           report "Bad address high expected '" & str(patterns(i).inst_add(11 downto
               8)) & "' recieved '" & str(outp) & "'"
            severity error;
          wait until eoc'event;
125
         assert false report "passed address high" severity note;
127
         wait for 100 ns;
         inp <= patterns(i).send_head;</pre>
129
         wait for 20 ns;
          wr <= '1';
         wait for 20 ns;
wr <= '0';</pre>
133
         wait until eot'event;
         wait until eot'event;
135
137
          wait for 100 ns;
          inp <= "0000" & patterns(i).inst_add(11 downto 8);</pre>
          wait for 20 ns;
141
          wr <= '1':
         wait for 20 ns;
         wr <= '0';
143
          wait until eot'event;
         wait until eot'event;
145
          wait for 100 ns:
         inp <= patterns(i).inst_add(7 downto 0);</pre>
149
          wait for 20 ns;
          wr <= '1';
151
          wait for 20 ns;
         wr <= '0';
153
         wait until eot'event;
         wait until eot'event;
157
         wait for 100 ns;
         inp <= patterns(i).inst_data(7 downto 0);</pre>
159
          wait for 20 ns;
         wr <= '1';
161
         wait for 20 ns;
          wr <= '0';
          wait until eot'event;
         wait until eot'event;
165
167
         wait for 100 ns;
         inp <= patterns(i).inst_data(15 downto 8);</pre>
169
         wait for 20 ns;
171
         wr <= '1';
```

```
wait for 20 ns;
         wr <= '0';
173
         wait until eot'event;
         wait until eot'event;
175
         assert inst_ack = '1'
           report "receipt not acknowledged"
179
            severity error;
         assert inst_data = patterns(i).inst_data
181
           report "Wrong data recieve expected '" & str(patterns(i).inst_data) & "'
               recieved '" & str(inst_data) & "'"
183
            severity error;
         assert false report "finished transmission" severity note;
185
         wait for 20 ns;
189
         inst_req <= '1';</pre>
       end loop;
191
       wait;
     end process;
193 end tb;
```

Listing 29: data_tb.vhd

```
1 library IEEE;
  use IEEE.STD_LOGIC_1164.ALL;
3
  library work;
5 use work.mmu_main;
  use work.minimal_uart_core;
7 use work.txt_util.all;
9 entity data_tb is
  end data_tb;
11
   architecture tb of data_tb is
    component mmu_main is
13
       port (
15
         -- instruction bus
         inst_add : in std_logic_vector(11 downto 0); -- Address lines.
         inst_data : out std_logic_vector(15 downto 0); -- Data lines.
17
                                                            -- Pulled low to request bus
         inst_req : in std_logic;
             usage.
         inst_ack : out std_logic;
                                                            -- Pulled high to inform of
            request completion.
         -- data bus
         data_add : in
                            std_logic_vector(15 downto 0); -- Address lines.
         data_line : inout std_logic_vector(7 downto 0); -- Data lines.
23
         data_read : in std_logic;
                                                              -- High for a read request,
             low for a write request.
                                                              -- Pulled low to request bus
         data_req : in std_logic;
            usage.
         data_ack : inout std_logic;
                                                              -- Pulled high to inform of
25
            request completion.
         -- extras
         clk : in std_logic;
receive_pin : in std_logic;
27
         transfer_pin : out std_logic
29
      );
31
     end component;
    component IO is
33
      PORT (
         -- data bus --
35
                                std_logic_vector(15 DOWNTO 0); -- address lines --
std_logic_vector(7 DOWNTO 0); -- data lines --
         {\tt data\_add} \qquad : \ {\tt IN}
         data_data : INOUT
37
         data_read : INOUT
                                std_logic;
                                                              -- pulled high for read, low
             for write --
         data_req : INOUT
    usage --
39
                               std_logic;
                                                             -- pulled low to request bus
```

```
data_ack : INOUT std_logic;
                                                            -- pulled high to inform
            request completion --
41
          -- io --
         clk
                      : IN
                                std_logic;
43
         ร พ 1
                      : IN
                                 std_logic;
         sw2
                      : IN
                                 std_logic
       );
45
     end component;
47
     component minimal_uart_core is
49
       port(
         clock : in
                        std logic:
51
         eoc : out
                        std_logic;
         outp : inout std_logic_vector(7 downto 0) := "ZZZZZZZZZ";
              : in : out
         rxd
                        std_logic;
53
         txd
                        std_logic;
         eot : out
55
                        std_logic;
         inp : in
ready : out
                        std_logic_vector(7 downto 0);
                        std_logic;
        wr
               : in
                        std_logic
       );
59
     end component;
61
     signal inst_add
                         : std_logic_vector(11 downto 0);
                          : std_logic_vector(15 downto 0);
     signal inst_data
     signal inst_req
                          : std_logic := '1';
65
     signal inst_ack
                          : std_logic;
     signal data_add
                          : std_logic_vector(15 downto 0);
     signal data_line
                          : std_logic_vector(7 downto 0);
67
     signal data_read
                         : std_logic;
     signal data_req
                          : std_logic;
69
     signal data_ack
                          : std_logic;
     signal clk
                          : std_logic;
     signal receive_pin : std_logic;
73
     signal transfer_pin : std_logic;
     signal sw1, sw2 : std_logic;
75
     signal eoc, rxd, txd, eot, ready, wr: std_logic;
    signal outp, inp : std_logic_vector(7 downto 0);
   begin
     m : mmu_main port map (inst_add, inst_data, inst_req, inst_ack, data_add,
         data_line, data_read, data_req, data_ack, clk, receive_pin, transfer_pin);
     i : IO
                  port map (data_add, data_line, data_read, data_req, data_ack, clk,
         sw1, sw2);
     muart : minimal_uart_core port map (clk, eoc, outp, rxd, txd, eot, inp, ready, wr);
81
     rxd <= transfer_pin;</pre>
83
     receive_pin <= txd;</pre>
     clk_gen : process begin
  clk <= '0';</pre>
87
       wait for 10 ns;
       clk <= '1';
89
       wait for 10 ns;
     end process;
91
     data_test : process
       type pattern_type is record
                     : std_logic_vector(15 downto 0);
95
         data_add
                       : std_logic_vector( 7 downto 0);
: std_logic_vector( 7 downto 0);
         recv_head
         {\tt send\_head}
97
         data_data
                        : std_logic_vector( 7 downto 0);
                       : std_logic_vector( 1 downto 0);
         switch_data
99
         rw
                        : std_logic;
       end record;
       type pattern_array is array (natural range <>) of pattern_type;
103
       constant patterns : pattern_array :=
   -- data_add, recv_head, send_head, data_data, switch_data, rw
       ((x"0581", x"80", x"00", x"A7", "00", '1')),
(x"0273", x"00", x"00", x"5E", "00", '0'));
105
     begin
107
       wr <= '0';
       data_req <= '1';
```

```
for i in patterns' range loop
          wait for 10000 ns;
111
          data_add <= patterns(i).data_add;</pre>
          data_read <= patterns(i).rw;</pre>
113
          wait for 20 ns;
          if patterns(i).rw = '0' then
            data_line <= patterns(1).data_data;</pre>
117
          else
            data_line <= (others => 'Z');
119
          end if;
          wait for 20 ns;
          data_req <= '0';
121
          if patterns(i).data_add(0) = '1' then
123
            wait until eoc'event;
125
            assert outp = patterns(i).recv_head
              report "Bad header expected '" & str(patterns(i).recv_head) & "' recieved
                   " & str(outp) & "'"
127
              severity error;
            wait until eoc'event;
129
            assert false report "passed header" severity note;
131
            wait until eoc'event;
            assert outp = patterns(i).data_add(8 downto 1)
              report "Bad address low expected '" & str(patterns(i).data_add(7 downto 0)) & "' recieved '" & str(outp) & "'"
            severity error;
wait until eoc'event;
135
            assert false report "passed address low" severity note;
139
            wait until eoc'event;
            assert outp = "0" & patterns(i).data_add(15 downto 9)
141
              report "Bad address high expected '" & str(patterns(i).data_add(11 downto
                  8)) & "' recieved '" & str(outp) & "'"
            severity error;
wait until eoc'event;
143
145
            assert false report "passed address high" severity note;
if patterns(i).rw = '0' then
              wait until eoc'event;
149
              assert outp = patterns(i).data_data
                 report "Bad data expected '" & str(patterns(i).data_data) & "' recieved
                     '" & str(outp) & "'"
                 severity error;
              wait until eoc'event;
153
              assert false report "passed data" severity note;
            else
155
              wait for 100 ns;
              inp <= patterns(i).send_head;</pre>
157
              wait for 20 ns;
              wr <= '1':
              wait for 20 ns;
              wr <= '0';
161
              wait until eot'event;
              wait until eot'event;
163
165
              wait for 100 ns;
              inp <= patterns(i).data_add(8 downto 1);</pre>
167
              wait for 20 ns;
              wr <= '1';
169
              wait for 20 ns;
              wr <= '0';
171
              wait until eot'event;
              wait until eot'event;
175
              wait for 100 ns;
              inp <= "0" & patterns(i).data_add(15 downto 9);</pre>
177
              wait for 20 ns;
```

```
wr <= '1';
               wait for 20 ns;
wr <= '0';</pre>
181
               wait until eot'event;
               wait until eot'event;
183
185
               wait for 100 ns;
               inp <= patterns(i).data_data;
wait for 20 ns;</pre>
187
               wr <= '1';
189
               wait for 20 ns;
               wr <= '0';
191
               wait until eot'event;
               wait until eot'event;
193
             end if;
           else
          end if;
197
          assert data_ack = '1'
199
            report "receipt not acknowledged" severity error;
201
           if patterns(i).rw = '1' then
             assert data_line = patterns(i).data_data
               report "Wrong data recieve expected '" & str(patterns(i).data_data) & "'
recieved '" & str(data_line) & "'"
205
               severity error;
207
           end if;
          assert false report "finished transmission" severity note;
209
          wait for 20 ns;
211
          data_req <= '1';
213
        end loop;
        wait;
      end process;
217 end tb;
```

Tools

Listing 30: assembler.rb

```
1 #!/usr/bin/env ruby
3 # Author:
        Wim Looman
  #
5 # Copyright:
         Copyright (c) 2010 Wim Looman
  #
7 # License:
        GNU General Public License (see http://www.gnu.org/licenses/gpl-3.0.txt)
  def assert(error=nil)
11 raise (error | | "Assertion Failed!") unless yield
  end
  # For 8-bit twos complement
15 def twos_complement(num)
    return 256 + num
17 end
19
  def logical_operands(chunks)
        y = chunks[1][1..1].to_i
        assert(chunks[1] + " is not a valid register") {y >= 0 && y < 8}
        x = chunks[2][1..1].to_i
        assert(chunks[2] + " is not a valid register") \{x \ge 0 \& x < 8\}
        return (y << 5) + x
25
27
29 def immediate(chunk, symbols=nil, move_from=nil)
    v = chunk.to_i
    if v == 0 && chunk != "0" && symbols != nil
      assert(chunk + " is not a valid symbol") {symbols.include?(chunk)}
      move_to = symbols[chunk]
33
      diff = move_to - move_from
      if diff < 1</pre>
35
        diff = twos_complement(diff)
      return diff
    else
      assert(chunk + " is not a valid immediate") {v >= -127 && v < 128}
41
      if v < 0
       v = twos_complement(v)
      end
43
      return v
    \quad {\tt end} \quad
^{45}
  end
47
49 def register(chunk, num_registers)
    x = chunk[1..1].to_i
    assert(chunk + " is not a valid register") {x >=0 && x < num_registers}
    return x
53 end
  def auto(chunk)
    if chunk[-1..-1] == "+"
57
      return 0x08
    elsif chunk[-1..-1] == "-"
59
      return 0x10
      return 0x00
63
    end
  end
65
67 def convert(lines)
    table = first_pass(lines)
```

```
return second_pass(lines, table)
   end
71
73 def first_pass(lines)
     instruction = 0
75
     symbols = {}
     lines.each do |line|
        chunks = line.sub(",", " ").split
77
        case chunks[0]
          when "LDI", "LD", "STI", "ST", "MV", "AND", "OR", "NOT", "XOR", "ADD", "ADC", "SUB", "SBB", "NEG", "CMP", "BEQ", "BNE", "BLT", "BGT", "BC", "BNC", "RJMP",
79
               "JMP"
            instruction += 1
81
          when "label:"
           symbols[chunks[1]] = instruction
83
       end
     end
     return symbols
87 end
89
   def second_pass(lines, symbols)
     line_no = 0
     output = []
93
     lines.each do |line|
        label = line.sub(",", " ").split[0]
95
        case label
          when "LDI", "LD", "STI", "ST", "MV", "AND", "OR", "NOT", "XOR", "ADD", "ADC", "SUB", "SBB", "NEG", "CMP", "BEQ", "BNE", "BLT", "BGT", "BC", "BNC", "RJMP",
            line_no += 1
            output.push(convert_line(line, symbols, line_no))
99
        end
     end
101
     return output.flatten
   end
103
107
     case chunks[0]
       when "LDI"
109
         instruction = 0x21
          x = register(chunks[1], 4)
111
          v = immediate(chunks[2])
          operands = (v \ll 2) + x
        when "LD"
115
          instruction = 0x01 + auto(chunks[2])
          x = register(chunks[1], 8)
117
          y = register(chunks[2], 3)
          operands = (y << 5) + x
119
        when "STI"
          instruction = 0x25
          y = register(chunks[1], 3)
123
          v = immediate(chunks[2])
          operands = (v \ll 2) + y
125
        when "ST"
127
          instruction = 0x05 + auto(chunks[1])
          y = register(chunks[1], 3)
          x = register(chunks[2], 8)
          operands = (y << 5) + x
131
        when "MV"
133
          instruction = 0x04
          if chunks[1][0] == 'r'[0] && chunks[2][0] == 'r'[0]
135
            y = register(chunks[1], 8)
            x = register(chunks[2], 8)
```

```
operands = (y << 5) + x
         elsif chunks[1][0] == 'a'[0]
139
           y = register(chunks[1], 3)
           x = register(chunks[2], 8)
141
           n = chunks[1][-1] == 'H' ? 1 : 0
            operands = (1 << 9) + (n << 8) + (y << 5) + x
          elsif chunks[2][0] == 'a'[0]
145
           y = register(chunks[1], 8)
           x = register(chunks[2], 3)
           n = chunks[2][-1] == 'H' ? 1 : 0
147
            operands = (1 << 4) + (n << 3) + (y << 5) + x
149
         else
           # explode
         end
       when "AND"
153
         instruction = 0x02
         operands = logical_operands(chunks)
155
       when "OR"
157
         instruction = 0x06
         operands = logical_operands(chunks)
161
       when "NOT"
         instruction = 0x0A
         operands = logical_operands(chunks)
163
       when "XOR"
165
         instruction = 0x0E
         operands = logical_operands(chunks)
       when "ADD"
169
         instruction = 0x12
         operands = logical_operands(chunks)
171
       when "ADC"
173
         instruction = 0x16
175
         operands = logical_operands(chunks)
       when "SUB"
177
         instruction = 0x1A
         operands = logical_operands(chunks)
179
       when "SBB"
181
         instruction = 0x1E
183
         operands = logical_operands(chunks)
       when "NEG"
185
         instruction = 0x08
         operands = logical_operands(chunks)
187
       when "CMP"
189
         instruction = 0x0C
191
         operands = logical_operands(chunks)
193
       when "BEQ"
         instruction = 0x23
         v = immediate(chunks[1], symbols, line_no)
195
         operands = (v << 2)
197
       when "BNE"
199
         instruction = 0x27
         v = immediate(chunks[1], symbols, line_no)
         operands = (v << 2)
201
       when "BLT"
203
         instruction = 0x2B
205
         v = immediate(chunks[1], symbols, line_no)
         operands = (v << 2)
207
       when "BGT"
         instruction = 0x2F
209
         v = immediate(chunks[1], symbols, line_no)
```

```
operands = (v << 2)
211
       when "BC"
213
         instruction = 0x33
          v = immediate(chunks[1], symbols, line_no)
215
          operands = (v << 2)
217
       when "BNC"
219
         instruction = 0x37
          v = immediate(chunks[1], symbols, line_no)
221
          operands = (v << 2)
       when "RJMP"
223
         instruction = 0x3B
          v = immediate(chunks[1], symbols, line_no)
225
          operands = (v << 2)
227
       when "JMP"
         instruction = 0x2F
229
         y = register(chunks[1], 3)
231
          operands = (y \ll 5)
     end
     opcode = (instruction << 10) + operands</pre>
233
     return [(opcode >> 8), (opcode & 0xFF)]
235 end
237
   if __FILE__ == $0
     if !(1..2).include?(ARGV.length) || !File.exist?(ARGV[0])
239
      p "Usage: ruby #{$0} <input_file> [<output_file>]"
      exit
241
     input = IO.readlines(ARGV[0])
245
     output = convert(input)
     if ARGV.length == 2:
   File.open(ARGV[1], "wb") do |file|
247
249
         output.each do |char|
           file.putc(char)
251
          end
       end
253
     else
       output.each do |char|
        $stdout.putc(char)
255
       end
     end
257
   end
```

Listing 31: memory.rb

```
#!/usr/bin/env ruby
  # Author:
4 #
        Wim Looman
  # Copyright:
6 #
         Copyright (c) 2010 Wim Looman
  # License:
         GNU General Public License (see http://www.gnu.org/licenses/gpl-3.0.txt)
8 #
10 require 'rubygems'
   require 'serialport'
12
  def serve(program, data_file, sp)
    while 1
      header = sp.getc
      diagnostic_mode = (header >> 2) & 0x03
16
      instruction = header & 0x01 == 0x01
      address = sp.getc + (sp.getc << 8)
18
      case (header >> 7) & 0x01 # read/write bit
20
         when 0x01
                                  # read
```

```
header = 0x82
           header += 0x01 if instruction
24
           sp.putc(header)
           instruction ? sp.write(program[address]) :
                         sp.write(data_file[address])
26
           p "Sending data for #{instruction ? "Instruction" : "Data"} bus, address:" +
             "#{address}, data: #{instruction ? program[address] : data_file[address]}"
28
         when 0x00
                                  # write, doesn't support writing to instruction memory
30
           data = sp.getc
           data_file[address] = data
          p "Writing data, address: " + address + ", data: " + data_file[address]
32
      end
34
    end
  end
36
   if __FILE__ == $0
    if ARGV.size < 3</pre>
      STDERR.print "Usage: ruby #{$0} <device> <baud_rate> <program_file>
40
          [<data_file>]\n"
      exit
42
    end
44
    device = ARGV[0]
    baud_rate = ARGV[1].to_i
46
    program = Array.new(2**12, 0x00)
48
    i = 0
    File.open(ARGV[2], 'rb') do |input|
50
      input.each_byte do |byte|
        program[i] = byte
52
        i += 1
      end
    end
54
    data = Array.new(2**15, 0x00)
56
    File.open(ARGV[3], 'rb') do |input|
      input.each_byte do |byte|
        data += byte
60
      end
    end if ARGV.size > 3
62
    sp = SerialPort.new(device, baud_rate, 8, 1, SerialPort::NONE)
64
    serve(program, data, sp)
66 end
```