Listing 1: data_tb.vhd

```
1 library IEEE;
  use IEEE.STD_LOGIC_1164.ALL;
  library work;
5 use work.mmu_main;
  use work.minimal_uart_core;
7 use work.txt_util.all;
9 entity data_tb is
  end data_tb;
  architecture tb of data_tb is
    component mmu_main is
      port (
        -- instruction bus
15
        inst_add : in std_logic_vector(11 downto 0); -- Address lines.
        inst_data : out std_logic_vector(15 downto 0); -- Data lines.
                                                      -- Pulled low to request bus
        inst_req : in std_logic;
           usage.
        inst_ack : out std_logic;
                                                      -- Pulled high to inform of
19
           request completion.
        -- data bus
        data_add : in
                         std_logic_vector(15 downto 0); -- Address lines.
21
        data_line : inout std_logic_vector(7 downto 0); -- Data lines.
        data_read : in std_logic;
                                                        -- High for a read request,
23
           low for a write request.
        data_req : in std_logic;
                                                        -- Pulled low to request bus
           usage.
                                                        -- Pulled high to inform of
        data_ack : inout std_logic;
25
         request completion.
        -- extras
27
        clk
                    : in std_logic;
        receive_pin : in std_logic;
       transfer_pin : out std_logic
29
      );
31
    end component;
    component IO is
     PORT (
35
        -- data bus --
                            std_logic_vector(15 DOWNTO 0); -- address lines --
std_logic_vector(7 DOWNTO 0); -- data lines --
        data_add : IN data_data : INOUT
37
        data_read : INOUT
                             std_logic;
                                                       -- pulled high for read, low
          for write --
                                                       -- pulled low to request bus
39
        data_req : INOUT
                             std_logic;
          usage --
        data_ack : INOUT
                            std_logic;
                                                       -- pulled high to inform
           request completion --
        -- io --
        clk
                             std_logic;
                   : IN
43
        sw1
                   : IN
                             std_logic;
                   : IN
                             std_logic
        sw2
      );
45
    end component;
47
    component minimal_uart_core is
49
     port(
       clock : in
                     std_logic;
        eoc : out
                     std_logic;
       53
            : out
: in
        eot
                     std_logic;
55
                     std_logic_vector(7 downto 0);
        inp
       ready : out
                     std_logic;
57
             : in
                     std_logic
       wr
     );
59
    end component;
61
    63
```

```
: std_logic := '1';
     signal inst_req
                         : std_logic;
     signal inst_ack
65
     signal data_add
                          : std_logic_vector(15 downto 0);
     signal data_line
                          : std_logic_vector(7 downto 0);
67
     signal data_read
                          : std_logic;
     signal data_req
                           : std_logic;
     signal data_ack
                          : std_logic;
     signal clk
                           : std_logic;
     signal receive_pin : std_logic;
     signal transfer_pin : std_logic;
73
     signal sw1, sw2 : std_logic;
     signal eoc, rxd, txd, eot, ready, wr: std_logic;
     signal outp, inp : std_logic_vector(7 downto 0);
   begin
     m : mmu_main port map (inst_add, inst_data, inst_req, inst_ack, data_add,
         data_line, data_read, data_req, data_ack, clk, receive_pin, transfer_pin);
     i : IO
                   port map (data_add, data_line, data_read, data_req, data_ack, clk,
         sw1. sw2):
     muart : minimal_uart_core port map (clk, eoc, outp, rxd, txd, eot, inp, ready, wr);
81
     rxd <= transfer_pin;</pre>
     receive_pin <= txd;
85
     clk_gen : process begin
       clk <= '0';
87
       wait for 10 ns;
       clk <= '1';
89
       wait for 10 ns;
     end process;
     data_test : process
93
       type pattern_type is record
                       : std_logic_vector(15 downto 0);
          data_add
95
         recv head
                        : std_logic_vector( 7 downto 0);
         send_head
                       : std_logic_vector( 7 downto 0);
          data_data
                       : std_logic_vector( 7 downto 0);
: std_logic_vector( 1 downto 0);
         switch_data
         rw
                        : std_logic;
101
       end record;
       type pattern_array is array (natural range <>) of pattern_type;
       constant patterns : pattern_array :=
103
   -- data_add, recv_head, send_head, data_data, switch_data, rw
       ((x"0581", x"80", x"00", x"A7", "00", '1'), (x"0273", x"00", x"00", x"5E", "00", '0'));
105
     begin
107
       wr <= '0';
       data_req <= '1';
109
       for i in patterns'range loop
          wait for 10000 ns;
111
          data_add <= patterns(i).data_add;</pre>
         data_read <= patterns(i).rw;</pre>
113
          wait for 20 ns;
          if patterns(i).rw = '0' then
           data_line <= patterns(1).data_data;</pre>
117
          else
           data_line <= (others => 'Z');
119
          end if:
          wait for 20 ns;
          data_req <= '0';
          if patterns(i).data_add(0) = '1' then
123
            wait until eoc'event;
            assert outp = patterns(i).recv_head
125
             report "Bad header expected '" & str(patterns(i).recv_head) & "' recieved
                  " & str(outp) &
127
              severity error;
            wait until eoc'event;
129
            assert false report "passed header" severity note;
131
            wait until eoc'event;
            assert outp = patterns(i).data_add(8 downto 1)
```

```
report "Bad address low expected '" & str(patterns(i).data_add(7 downto
                   0)) & "' recieved '" & str(outp) & "'
135
               severity error;
            wait until eoc'event;
137
             assert false report "passed address low" severity note;
139
            wait until eoc'event;
            assert outp = "0" & patterns(i).data_add(15 downto 9)
              report "Bad address high expected '" & str(patterns(i).data_add(11 downto 8)) & "' recieved '" & str(outp) & "'"
            severity error;
wait until eoc'event;
143
            assert false report "passed address high" severity note;
if patterns(i).rw = '0' then
147
               wait until eoc'event;
               assert outp = patterns(i).data_data
149
                 report "Bad data expected '" & str(patterns(i).data_data) & "' recieved
                      " & str(outp) & "',"
               severity error;
wait until eoc'event;
151
153
               assert false report "passed data" severity note;
               wait for 100 ns;
               inp <= patterns(i).send_head;</pre>
157
               wait for 20 ns;
               wr <= '1';
159
               wait for 20 ns;
               wr <= '0';
161
               wait until eot'event;
               wait until eot'event;
165
               wait for 100 ns;
               inp <= patterns(i).data_add(8 downto 1);</pre>
167
               wait for 20 ns;
               wr <= '1';
169
               wait for 20 ns;
               wr <= '0';
               wait until eot'event;
173
               wait until eot'event;
175
               wait for 100 ns;
               inp <= "0" & patterns(i).data_add(15 downto 9);</pre>
177
               wait for 20 ns;
               wr <= '1';
               wait for 20 ns;
              wr <= '0';
181
               wait until eot'event;
               wait until eot'event;
183
185
               wait for 100 ns;
               inp <= patterns(i).data_data;</pre>
               wait for 20 ns;
               wr <= '1';
189
               wait for 20 ns;
               wr <= '0';
191
               wait until eot'event;
               wait until eot'event;
193
            end if;
          else
          end if;
197
          assert data_ack = '1'
199
            report "receipt not acknowledged"
            severity error;
201
          if patterns(i).rw = '1' then
```

```
assert data_line = patterns(i).data_data
             report "Wrong data recieve expected '" & str(patterns(i).data_data) & "'
205
                recieved "" & str(data_line) & "'"
             severity error;
         end if;
207
         assert false report "finished transmission" severity note;
209
         wait for 20 ns;
         data_req <= '1';
       end loop;
215
       wait:
     end process;
217 end tb;
```

Listing 2: everything.vhd

```
1 library IEEE;
  use IEEE.STD_LOGIC_1164.ALL;
  library work;
5
  entity everything is
    port (
          clk : in std_logic;
reset : in std_logic;
9
              : out std_logic;
          tx
                : in std_logic;
11
          rx
               : in std_logic;
: in std_logic
           sw1
           sw2
13
    );
15 end everything;
17 architecture everything_arch of everything is
    component cpu IS
      PORT (
19
         -- instruction bus
        inst_add : out std_logic_vector(11 downto 0); -- Address lines.
21
        inst_data : in std_logic_vector(15 downto 0); -- Data lines.
        inst_req : out std_logic;
                                                         -- Pulled low to request bus
           usage.
         inst_ack : in std_logic;
                                                         -- Pulled high to inform of
           request completion.
         -- data bus
25
        data_add : out
                           std_logic_vector(15 downto 0); -- Address lines.
        data_line : inout std_logic_vector(7 downto 0); -- Data lines.
        data_read : out std_logic;
                                                            -- High for a read request,
            low for a write request.
         data_req : out std_logic;
                                                            -- Pulled low to request bus
29
           usage.
         data_ack : inout std_logic;
                                                           -- Pulled high to inform of
           request completion.
         -- extras
        clk : in std_logic;
reset : in std_logic
33
        reset
      );
    end component:
35
    component mmu_main is
      port (
         -- instruction bus
        inst_add : in std_logic_vector(11 downto 0); -- Address lines.
39
        inst_data : out std_logic_vector(15 downto 0); -- Data lines.
41
        inst_req : in std_logic;
                                                         -- Pulled low to request bus
            usage.
        inst_ack : out std_logic;
                                                         -- Pulled high to inform of
            request completion.
43
         -- data bus
                          std_logic_vector(15 downto 0); -- Address lines.
        data_add : in
45
         data_line : inout std_logic_vector(7 downto 0); -- Data lines.
        data_read : in std_logic;
                                                           -- High for a read request,
            low for a write request.
```

```
data_req : in std_logic;
                                                               -- Pulled low to request bus
             usage.
          data_ack : inout std_logic;
                                                               -- Pulled high to inform of
            request completion.
          -- extras
49
          clk
                        : in std_logic;
         receive_pin : in std_logic;
51
         {\tt transfer\_pin} \;:\; {\tt out} \;\; {\tt std\_logic}
53
       );
     END component;
     component IO is
55
           PORT (
                 -- data bus --
57
                                       std_logic_vector(15 DOWNTO 0); -- address lines --
                data_add : IN
                                      std_logic; -- pulled high f
                data_data : INOUT data_read : INOUT
59
                                                                          -- pulled high for
                   read, low for write -
                data_req : INOUT std_logic;
                                                                          -- pulled low to
61
                   request bus usage --
                data_ack : INOUT std_logic;
                                                                          -- pulled high to
                   inform request completion --
                -- io --
                clk
                             : IN
                                        std_logic;
                                     std_logic;
                sw1
                            : IN
65
                             : IN
                                        std_logic);
                            : OUT std_logic_vector(7 DOWNTO 0);
                --leds
67
     END component;
      - instruction bus
69
     signal inst_add : std_logic_vector(11 downto 0); -- Address lines.
     signal inst_data : std_logic_vector(15 downto 0); -- Data lines.
     signal inst_req : std_logic;
                                                            -- Pulled low to request bus
         usage.
     signal inst_ack : std_logic;
                                                            -- Pulled high to inform of
         request completion.
     -- data bus
     signal data_add : std_logic_vector(15 downto 0); -- Address lines.
75
     signal data_line : std_logic_vector(7 downto 0); -- Data lines.
                                                            -- High for a read request, low
     signal data_read : std_logic;
        for a write request.
     signal data_req : std_logic;
                                                            -- Pulled low to request bus
         usage.
     signal data_ack : std_logic;
                                                            -- Pulled high to inform of
79
         request completion.
81
     begin
       c : cpu port map(
          -- instruction bus
83
          inst_add => inst_add, -- Instruction address
          inst_data => inst_data, -- Instruction data
85
         inst_req => inst_req, -- Request
inst_ack => inst_ack, -- Instruction obtained
87
          -- data bus
          data_add => data_add, -- Data address
89
          data_line => data_line,-- Data
         data_read => data_read,-- 1 for read, 0 for write
91
         data_req => data_req, -- Request
data_ack => data_ack, -- Data written to/ read from
          -- extras
                    => clk,
         clk
95
         reset
                    => reset
97
         ):
       m : mmu_main port map(
          -- instruction bus
99
                       => inst_add, -- Address lines.
          inst_add
                       => inst_data, -- Data lines.
          inst data
                       => inst_req, -- Pulled low to request bus usage.
=> inst_ack, -- Pulled high to inform of request completion.
          inst_req
103
          inst_ack
          -- data bus
                       => data_add, -- Address lines.
=> data_line, -- Data lines.
          data\_add
105
          data_line
                       => data_read, -- High for a read request, low for a write request.
         data_read
107
                       => data_req, -- Pulled low to request bus usage.
=> data_ack, -- Pulled high to inform of request completion.
         data_req
         data_ack
109
```

```
-- extras
         clk
                       => clk,
111
         receive_pin => rx,
         transfer_pin => tx
113
       );
       i : io port map(
                clk
                            => clk,
117
                data_add
                            => data_add,
                data_data
                             => data_line,
                            => data_read,
119
                data_read
                            => data_req,
                data_req
                data_ack
                            => data_ack,
121
                -- io --
123
                sw1
                             => sw1,
                sw2
                             => sw2
125
         );
   end architecture everything_arch;
```

Listing 3: IO/debounce.vhd

```
2 -- Company:
   -- Engineer:
 4 --
  -- Create Date:
                     16:08:33 09/15/2010
 6 -- Design Name:
                     IO - Behavioral
  -- Module Name:
8 -- Project Name:
   -- Target Devices:
10 -- Tool versions:
  -- Description:
12 --
  -- Dependencies:
14 --
  -- Revision:
16 -- Revision 0.01 - File Created
   -- Additional Comments:
20 library IEEE;
  use IEEE.STD_LOGIC_1164.ALL;
22 use IEEE.STD_LOGIC_ARITH.ALL;
  use IEEE.STD_LOGIC_UNSIGNED."+";
  library work;
26
  ENTITY debounce IS
         PORT(clk : IN STD_LOGIC;
28
          switch : IN STD_LOGIC;
          switch_state : OUT STD_LOGIC);
30
  END debounce;
32
  ARCHITECTURE debounced_switch OF debounce IS
    SIGNAL count : STD_LOGIC_VECTOR(2 DOWNTO 0); --variable or signal???
36 BEGIN
        PROCESS(clk, switch)
        BEGIN
38
             IF switch = '0' THEN
                count <= "000";
40
             ELSIF rising_edge(clk) THEN
                   IF count /= "111" THEN
42
                      count <= count + 1;</pre>
                   END IF;
44
             END IF;
             IF count = "111" AND switch = '1' THEN
46
                switch_state <= '1';</pre>
             ELSE
48
                switch_state <= '0';
             END IF;
        END PROCESS;
52 END debounced_switch;
```

Listing 4: IO/IO.vhd

```
2 -- Company:
  -- Engineer:
4 --
  -- Create Date:
                   16:08:33 09/15/2010
6 -- Design Name:
  -- Module Name:
                   IO - Behavioral
8 -- Project Name:
  -- Target Devices:
10 -- Tool versions:
  -- Description:
12 --
  -- Dependencies:
  -- Revision: Saturday 16 Oct 2010 by Sasha
16 -- Revision 0.01 - File Created
  -- Additional Comments:
  ______
20 library IEEE;
  use IEEE.STD_LOGIC_1164.ALL;
22 use IEEE.STD_LOGIC_ARITH.ALL;
  --use IEEE.STD_LOGIC_UNSIGNED.ALL;
  library work;
26 use work.debounce;
  use work.switch_reg;
28 use work.led_io;
32 ---- Uncomment the following library declaration if instantiating
  ---- any Xilinx primitives in this code.
34 --library UNISIM;
  --use UNISIM. VComponents.all;
36
  entity IO is
        PORT (
                  -- data bus --
                                                std_logic_vector(15 DOWNTO 0);
40
                 data_add : IN
                    -- address lines --
                 data_data : INOUT lines --
                                           std_logic_vector(7 DOWNTO 0); -- data
                 data_read : INOUT
42
                                           std_logic;
                     -- pulled high for read, low for write --
                 data_req
                           : INOUT std_logic;
                    -- pulled low to request bus usage -
44
                 data_ack
                            : INOUT std_logic;
                 -- pulled high to inform request completion --
                     : IN
46
            clk
                                      std_logic;
            sw1
                      : IN
                                      std_logic;
                      : IN
48
            sw2
                                      std_logic);
             --leds
                       : OUT std_logic_vector(7 DOWNTO 0);
50 end IO;
52 architecture io of IO is
  COMPONENT led_io
56
      PORT (
              data_add
                         : IN
                                           std_logic_vector(15 DOWNTO 0);
                address lines --
              data_data : INOUT
                                        std_logic_vector(7 DOWNTO 0); -- data lines
58
              data_read : INOUT
                                        std_logic;
                 pulled high for read, low for write --
60
              data_req
                         : INOUT
                                       std_logic;
                 pulled low to request bus usage --
```

```
data_ack : INOUT std_logic;
               pulled high to inform request completion --
62
                      : IN
            clock
                                     std logic
            );
  END COMPONENT;
66
  COMPONENT switch_io IS
     PORT ( data_add
                          : IN
                                         std_logic_vector(15 DOWNTO 0);
68
                          : INOUT
                                        std_logic_vector(7 DOWNTO 0);
           data_data
           data_read
                          : INOUT
                                         std_logic;
                          : INOUT
           data_req
                                         std_logic;
                          : INOUT
72
           data_ack
                                        std_logic;
           clk
                          : IN
                                        std_logic;
           sw1
                          : IN
74
                                        std_logic;
                          : IN
           sw2
                                         std_logic
           );
 END COMPONENT;
78
80
  BEGIN
82
 led: led_io PORT MAP(data_add, data_data, data_read, data_req, data_ack, clk);
84 switch: switch_io PORT MAP(data_add, data_data, data_read, data_req, data_ack,
     clk,sw1,sw2);
86 -----
88 END io;
```

Listing 5: IO/leds.vhd

```
2 -- Company:
  -- Engineer:
  -- Create Date:
                   14:27:55 10/12/2010
6 -- Design Name:
  -- Module Name:
                    led_io - Behavioral
8 -- Project Name:
   -- Target Devices:
10 -- Tool versions:
  -- Description:
12 --
  -- Dependencies:
14 --
  -- Revision:
16 -- Revision 0.01 - File Created
  -- Additional Comments:
20 library IEEE;
  use IEEE.STD_LOGIC_1164.ALL;
22 use IEEE.STD_LOGIC_ARITH.ALL;
  --use IEEE.STD_LOGIC_UNSIGNED.ALL;
  library work;
  --- Uncomment the following library declaration if instantiating
28 ---- any Xilinx primitives in this code.
  --library UNISIM;
30 --use UNISIM.VComponents.all;
32 ENTITY led_io IS
      PORT (
                                std_logic_vector(15 DOWNTO 0); -- address lines --
34
          data_add
                     : IN
                                                                -- data lines --
          data_data : INOUT
                                std_logic_vector(7 DOWNTO 0);
          data_read : INOUT
                                                           -- pulled high for read, low
                                std_logic;
36
              for write --
          data_req : INOUT
                                std_logic;
                                                           -- pulled low to request bus
              usage --
```

```
data_ack : INOUT std_logic;
                                                          -- pulled high to inform
            request completion --
           clock
                    : IN
                              std_logic;
40
           led_state : OUT std_logic_vector(7 DOWNTO 0) --just to make diagram work!!!!!
           );
  END led_io;
44
  ARCHITECTURE led_arch OF led_io IS
Signal led_enable : std_logic;
        Signal led_state : std_logic_vector(7 DOWNTO 0);
48 BEGIN
     PROCESS(clock, data_req, data_add, data_read)
     BEGIN
        IF data_req = '0' AND data_add = "0000000000001110" AND data_read = '0' THEN
52
            led_enable <= '1';</pre>
        ELSE
54
            led_enable <= '0';</pre>
        END IF;
56
     END PROCESS:
60
    PROCESS(clock, led_enable) -- process of read data from the CPU and display LEDS
        IF rising_edge(clock) THEN
62
          IF led_enable = '1' THEN
              led_state <= data_data;</pre>
64
               data_ack <= '0':
          END IF;
        END IF;
68
    END PROCESS;
70
72 END led_arch;
```

Listing 6: IO/switch_register.vhd

```
-- Company:
3 -- Engineer:
5 -- Create Date:
                     16:08:33 09/15/2010
  -- Design Name:
                     IO - Behavioral
 7 -- Module Name:
  -- Project Name:
9 -- Target Devices:
   -- Tool versions:
11 -- Description:
13 -- Dependencies:
15 -- Revision: Saturday, 16 Oct 2010 by Sasha
   -- Revision 0.01 - File Created
17 -- Additional Comments:
  library IEEE;
21 use IEEE.STD_LOGIC_1164.ALL;
  use IEEE.STD_LOGIC_ARITH.ALL;
23 use IEEE.STD_LOGIC_UNSIGNED.ALL;
25 library work;
27 ENTITY switch_reg IS
  PORT ( D : IN STD_LOGIC;
        clk,enable : IN STD_LOGIC;
Q : OUT STD_LOGIC);
31 END switch_reg;
33 ARCHITECTURE reg_arch OF switch_reg IS
```

```
BEGIN

35  PROCESS(D, enable, clk)
  BEGIN

37  IF rising_edge(clk) THEN --Need else there???
  IF enable = '1' THEN

39  Q <= D;
  END IF;
41  END IF;
  END PROCESS;

43 END reg_arch;
```

Listing 7: IO/switches.vhd

```
-- Company:
3 -- Engineer:
5 -- Create Date:
                   16:08:33 09/15/2010
  -- Design Name:
7 -- Module Name:
                    IO - Behavioral
  -- Project Name:
9 -- Target Devices:
  -- Tool versions:
11 -- Description:
13 -- Dependencies:
15 -- Revision: Saturday 16 Oct 2010 by Sasha
  -- Revision 0.01 - File Created
17 -- Additional Comments:
19 -----
  library IEEE;
21 use IEEE.STD_LOGIC_1164.ALL;
  use IEEE.STD_LOGIC_ARITH.ALL;
23 --use IEEE.STD_LOGIC_UNSIGNED.ALL;
25 library work;
  use work.debounce;
27 use work.switch_reg;
  use work.led_io;
  ---- Uncomment the following library declaration if instantiating
33 ---- any Xilinx primitives in this code.
  --library UNISIM;
35 --use UNISIM. VComponents.all;
37 entity switch_io is
         PORT (
                 -- data bus --
                           : IN
                                               std_logic_vector(15 DOWNTO 0);
                 data add
                     -- address lines --
                                            std_logic_vector(7 DOWNTO 0); -- data
                 data_data : INOUT
41
                     lines --
                 data_read : INOUT
                                           std_logic;
                     -- pulled high for read, low for write --
43
                 data_req : INOUT std_logic;
                    -- pulled low to request bus usage --
                               : INOUT
                                          std_logic;
                 data ack
                     -- pulled high to inform request completion --
                  -- io --
45
                       : IN
              clk
                                        std_logic;
                         : IN
              sw1
                                        std_logic;
              sw2
                        : IN
                                        std_logic);
49
              --leds
                        : OUT std_logic_vector(7 DOWNTO 0);
  end switch_io;
51
  architecture Behavioral of switch_io is
53
```

```
55 signal enable1
                                  : std_logic;
   signal switch1_connection : std_logic;
signal switch1_output
                               : std_logic;
   --signal switch1_state
                               : std_logic;
59
   signal enable2
                                   : std_logic;
61 signal switch2_connection
                             : std_logic;
   signal switch2_output
                              : std_logic;
63 --signal switch2_state
                              : std_logic;
  COMPONENT debounce
            PORT(clk, switch : IN STD_LOGIC;
                   switch_state: OUT STD_LOGIC);
69 END COMPONENT;
71 COMPONENT switch_reg
            PORT ( D
                            : IN STD_LOGIC;
                   clk, enable : IN STD_LOGIC;
                                 : OUT STD_LOGIC);
75 END COMPONENT:
79 BEGIN
81 sw1_debouncer: debounce PORT MAP(clk, sw1, switch1_connection);
   sw1_status: switch_reg PORT MAP(switch1_connection,clk, enable1, switch1_output);
85 sw2_debouncer: debounce PORT MAP(clk, sw2,switch2_connection);
   sw2_status: switch_reg PORT MAP(switch2_connection,clk, enable2, switch2_output);
  PROCESS(clk, switch1_output, switch2_output, data_ack)
91 BEGIN
   IF rising_edge(clk) THEN
       IF switch1_output = '1' AND data_ack = 'Z' THEN --when the switch_reg has stored
           1, disable switch_reg from getting any more info
           enable1 <= '0';
95
       --ELSIF data_ack = ^{\circ}0 AND data_add = ^{\circ}000000000001110 THEN -- when the data is
           sent to the CPU, enable the switch_reg again
          enable1 <= '1';
97
       ELSE
          enable1 <= '1';
99
       END IF;
       IF switch2_output = '1' AND data_ack = 'Z' THEN --when the switch_reg has stored
           1, disable switch_reg from getting any more info
           enable2 <= '0';
103
       --ELSIF data_ack = ^{\circ}0' AND data_add = ^{\circ}0000000000001100" THEN -- when the data is
           sent to the CPU, enable the switch_reg again
          enable2 <= '1';
       ELSE
          enable2 <= '1';
       END IF;
109
   END IF;
113 END PROCESS;
117
119
121 PROCESS(clk, data_add, data_read)
  BEGIN
```

```
IF data_req = '0' AND data_read = '1' THEN
                IF data_add = "0000000000001110" THEN -- switch1 address
125
                    IF switch1_output = '1' THEN
                        data_data <= "00000001";
127
                    ELSE
                         data_data <= "00000000";
129
                    END IF;
                    data_ack <= '0';
131
                END IF;
                IF data_add = "0000000000001100" THEN -- switch2 address
133
                    IF switch2_output = '1' THEN
                        data_data <= "00000001";
135
                        data_data <= "00000000";
                    END IF;
139
                    data_ack <= '0';
                END IF;
            ELSIF data_req = '1' AND data_ack = '0' THEN
141
                data_ack <= 'Z';</pre>
            END IF;
143
       END IF;
    END PROCESS;
147
149
   END Behavioral:
```

Listing 8: mmu/control_unit.vhd

```
library IEEE;
2 use IEEE.STD_LOGIC_1164.ALL;
4 library work;
  use work.mmu_types.all;
   entity mmu_control_unit is
    port (
                      : in std_logic; -- High on muart has finished collecting data ??
: in std_logic; -- High on muart has finished transmitting data.
        eoc
10
        eot
                     : in std_logic; -- ??
                     : in std_logic; -- High if the data line is requesting a read, low
12
        data read
           for write.
                     : in std_logic; -- Low when the data address is valid and should be
        data_req
             read.
        data_add_0
                     : in std_logic; -- High for memory address, not IO.
                     : in std_logic; -- Low when the instruction address is valid and
        inst_req
            should be read.
16
                      : in std_logic; -- High if latest input headers fetch request was
        inst_or_data_in : in std_logic; -- High if latest input packet was an
            instruction packet.
                     : in std_logic; -- High if latest input packet had read/write set.
18
        write
                      : out std_logic; -- High to start muart writing data.
        inst_or_data_out : out std_logic; -- High if current output packet is an
20
            instruction packet.
                     : out std_logic; -- Low when the inst is ready to be read by CPU.
        inst_ack
            High otherwise.
        data_ack
                     : inout std_logic; -- Low when the data is ready to be read by CPU.
             High impedance otherwise.
        muart_input : out muart_input_state; -- State to multiplex the muart's input
        muart_output : out muart_output_state; -- State to multiplex the muart's output.
             : in std_logic
       clk
26
    );
  end mmu_control_unit;
   architecture mmu_control_unit_arch of mmu_control_unit is
30
     component data_control_unit is
      port (
32
        eoc
                      : in std_logic; -- High on muart has finished collecting data ??
                     : in std_logic; -- High on muart has finished transmitting data.
: in std_logic; -- ??
        eot
34
        ready
```

```
: in std_logic; -- High if the data line is requesting a read, low
        data read
            for write.
                    : in std_logic; -- Low when the data address is valid and should be
36
        data_req
            read.
                     : in std_logic; -- High for memory address, not IO.
: out std_logic; -- High to start muart writing data.
        data_add_0
        write
                     : inout std_logic; -- Low when the data is ready to be read by CPU.
        data_ack
            High impedance otherwise.
       muart_input : out muart_input_state; -- State to multiplex the muart's input
40
       muart_output : out muart_output_state; -- State to multiplex the muart's output.
             : in std_logic
42
       clk
      ):
44
     end component;
    component inst_control_unit is
46
      port (
                     : in std_logic; -- High on muart has finished collecting data ??
48
       eoc
                     : in std_logic; -- High on muart has finished transmitting data.
: in std_logic; -- ??
       eot
       ready
                    : in std_logic; -- Low when the instruction address is valid and
       inst rea
           should be read.
        write
                    : out std_logic; -- High to start muart writing data.
       inst_or_data : out std_logic; -- High if current output packet is an instruction
            packet.
        inst_ack
                    : out std_logic; -- Low when the inst is ready to be read by CPU.
54
            High otherwise.
       muart_input : out muart_input_state; -- State to multiplex the muart's input
       muart_output : out muart_output_state; -- State to multiplex the muart's output.
56
       clk
             : in std_logic
      );
    end component;
    signal data_write, inst_write, inst_inst_or_data_out : std_logic;
    signal data_muart_input, inst_muart_input : muart_input_state;
62
    signal data_muart_output , inst_muart_output : muart_output_state;
64 begin
    data_cu : data_control_unit port map (eoc, eot, ready, data_read, data_req,
        data_add_0, data_write, data_ack, data_muart_input, data_muart_output, clk);
    inst_cu : inst_control_unit port map (eoc, eot, ready, inst_req, inst_write,
66
        inst_inst_or_data_out, inst_ack, inst_muart_input, inst_muart_output, clk);
    inst_or_data_out <= inst_inst_or_data_out ;</pre>
68
    write <= inst_write or data_write;</pre>
    muart_input <= inst_muart_input when inst_inst_or_data_out = '1' else</pre>
        data_muart_input;
    muart_output <= inst_muart_output when inst_inst_or_data_out = '1' else</pre>
        data_muart_output;
72 end mmu_control_unit_arch;
```

Listing 9: mmu/data_control_unit.vhd

```
library IEEE;
2 use IEEE.STD LOGIC 1164.ALL:
4 library work;
  use work.mmu_types.all;
  entity data_control_unit is
    port (
                      : in std_logic; -- High on muart has finished collecting data ??
        eoc
                      : in std_logic; -- High on muart has finished transmitting data.
        eot
10
                      : in std_logic; -- ??
        ready
                      : in std_logic; -- High if the data line is requesting a read, low
12
        data_read
            for write.
                      : in std_logic; -- Low when the data address is valid and should be
        data_req
             read.
14
        data_add_0
                      : in std_logic; -- High for memory address, not IO.
                      : out std_logic; -- High to start muart writing data.
        write
                      : inout std_logic; -- Low when the data is ready to be read by CPU.
16
        data_ack
             High impedance otherwise.
        muart_input : out muart_input_state; -- State to multiplex the muart's input
muart_output : out muart_output_state; -- State to multiplex the muart's output.
18
```

```
: in std_logic
      clk
    );
20
  end data_control_unit;
22
  architecture data_control_unit_arch of data_control_unit is
    type state_type is (idle, get_data, wait_clear);
    type m_state_type is (idle,
26
                            send_header, send_add_high, send_add_low, send_data,
                            get_header, get_add_high, get_add_low, get_data,
28
                            finished);
    type read_state_type is (idle, wait_data, read_data, pause, finished);
    type transmit_state_type is (idle, set_data, trans_data, pause, finished);
30
    signal state, next_state : state_type := idle;
    signal get_state, next_get_state : m_state_type := idle;
    signal reader_state, next_reader_state : read_state_type := idle;
    signal transmitter_state, next_transmitter_state : transmit_state_type := idle;
  begin
    data_fsm : process(state, data_req, clk) begin
36
      if (rising_edge(clk)) then
         case state is
38
           when idle =>
             if (data_req = '0' and data_add_0 = '1') then
40
              next_state <= get_data;</pre>
42
             end if;
           when get_data =>
44
             if (get_state = finished) then
               next_state <= wait_clear;</pre>
46
             end if;
           when wait_clear =>
             if (data_req = '1') then
50
              next_state <= idle;</pre>
             end if:
52
           when others =>
54
             NULL;
         end case;
      end if;
58
    end process data_fsm;
     get_data_fsm : process(state, clk) begin
60
      if rising_edge(clk) then
         if state = get_data then
62
           case get_state is
             when idle =>
               next_get_state <= send_header;</pre>
66
             when send_header =>
               if transmitter_state = finished then
68
                 next_get_state <= send_add_low;</pre>
               end if;
70
             when send_add_low =>
               if transmitter_state = finished then
74
                 next_get_state <= send_add_high;</pre>
               end if;
76
             when send_add_high =>
               if transmitter_state = finished then
78
                 if data_read = '1' then
                   next_get_state <= get_header;</pre>
82
                   next_get_state <= send_data;</pre>
                 end if;
               end if;
84
             when send_data =>
86
               if transmitter_state = finished then
                 next_get_state <= finished;</pre>
               end if;
٩n
             when get_header =>
```

```
if reader_state = finished then
                   next_get_state <= get_add_low;</pre>
94
                 end if;
              when get_add_low =>
96
                 if reader_state = finished then
                  next_get_state <= get_add_high;</pre>
98
                 end if;
100
              when get_add_high =>
102
                 if reader_state = finished then
                  next_get_state <= get_data;</pre>
                 end if:
104
              when get_data =>
106
                 if reader_state = finished then
                  next_get_state <= finished;</pre>
                 end if:
110
              when finished =>
                 next_get_state <= idle;</pre>
112
              when others =>
114
                NULL;
            end case;
          end if:
118
        end if;
     end process get_data_fsm;
120
     transmit_fsm : process(clk, get_state, transmitter_state, eot) begin
       if rising_edge(clk) then
122
          if ((get_state = send_header) or
               (get_state = send_add_low) or
               (get_state = send_add_high) or
               (get_state = send_data)) then
126
            case transmitter_state is
              when idle =>
128
               if ready = '1' and eot = '0' then
130
                  next_transmitter_state <= set_data;</pre>
                 end if;
              when set_data =>
134
                 next_transmitter_state <= trans_data;</pre>
              when trans_data =>
136
                 next_transmitter_state <= pause;</pre>
138
              when pause =>
                 if eot = '1' then
                   next_transmitter_state <= finished;</pre>
                 end if:
142
              when finished =>
144
                 next_transmitter_state <= idle;</pre>
146
              when others =>
                NULL;
            end case;
          end if;
150
       end if;
     end process transmit_fsm;
152
     read_fsm : process(clk, get_state, reader_state, eoc) begin
154
        if rising_edge(clk) then
          if ((get_state = get_header) or
              (get_state = get_add_low) or
(get_state = get_add_high) or
158
              (get_state = get_data)) then
            case reader_state is
160
              when idle =>
                 next_reader_state <= wait_data;</pre>
162
              when wait_data =>
```

```
if eoc = '1' then
                  next_reader_state <= read_data;</pre>
166
                end if:
168
              when read_data =>
                next_reader_state <= pause;</pre>
172
              when pause =>
                if eoc = '0' then
                  next_reader_state <= finished;</pre>
174
                end if;
176
              when finished =>
                next_reader_state <= idle;</pre>
180
              when others =>
               NULL;
            end case;
182
          end if;
       end if;
184
     end process read_fsm;
186
     switch_states : process(clk, next_state, next_get_state, next_reader_state,
         next_transmitter_state) begin
188
        if rising_edge(clk) then
         state <= next_state;</pre>
190
          get_state <= next_get_state;</pre>
          reader_state <= next_reader_state;</pre>
         transmitter_state <= next_transmitter_state;</pre>
192
       end if;
     end process switch_states;
194
      -- Outputs
196
     with state select
       data_ack <= '1' when wait_clear,</pre>
198
                            'Z' when idle,
                            '0' when others;
200
202
     with transmitter_state select
       write <= '1' when trans_data,
                         '0' when others;
204
206
     muart_input <= idle</pre>
                                     when transmitter_state /= set_data and
          transmitter_state /= trans_data else
                                            when get_state = send_header
                             header
208
                             data_add_high when get_state = send_add_high else
                             data_add_low when get_state = send_add_low else
210
                             data_data
                                            when get_state = send_data
                                                                               else
                             idle;
212
    muart_output <= clear_data when state = idle</pre>
                                        when reader_state /= read_data else
                             idle
214
                             header
                                          when get_state = get_header
                                                                           else
                             data_data when get_state = get_data
216
                                                                           else
                             idle;
218 end data_control_unit_arch;
```

Listing 10: $mmu/header_builder.vhd$

```
-- builds a header to feed into the RS-232 link
2
  library IEEE;
4 use IEEE.STD_LOGIC_1164.ALL;
6 library work;
8 entity header_builder is
  port (
10   read_write : in std_logic; -- 1 = read, 0 = write
     inst_data : in std_logic; -- 1 = inst, 0 = data
12   header : out std_logic_vector(7 downto 0)
  );
```

Listing 11: mmu/header_decoder.vhd

```
1 -- decodes a header received from the RS-232 link
3 library IEEE;
  use IEEE.STD_LOGIC_1164.ALL;
  library work;
  entity header_decoder is
    port (
       read_write
                      : out std_logic; -- 1 = read, 0 = write
       fetch_request : out std_logic;
                    : out std_logic; -- 1 = inst, 0 = data
       inst_data
      header
                       : in std_logic_vector(7 downto 0)
13
    );
15 end header_decoder;
17 architecture header_decoder_arch of header_decoder is
  begin
    read_write <= header(7); -- reading or writing? (should be 1 in this case)
fetch_request <= header(1); -- fetch request? (should be 1n this case)</pre>
   inst_data <= header(0); -- instruction data or data data?</pre>
  end header_decoder_arch;
```

Listing 12: mmu/inst_control_unit.vhd

```
1 library IEEE;
  use IEEE.STD_LOGIC_1164.ALL;
3
  library work;
5 use work.mmu_types.all;
7 entity inst_control_unit is
    port (
                    : in std_logic; -- High on muart has finished collecting data ??
       eoc
                    : in std_logic; -- High on muart has finished transmitting data.
       eot
                    : in std_logic; -- ??
11
       ready
                   : in std_logic; -- Low when the instruction address is valid and
       inst_req
          should be read.
                   : out std_logic; -- High to start muart writing data.
       inst_or_data : out std_logic; -- High if current output packet is an instruction
           packet.
       inst_ack
                    : out std_logic; -- Low when the inst is ready to be read by CPU.
          High otherwise.
       muart_input : out muart_input_state; -- State to multiplex the muart's input
       muart_output : out muart_output_state; -- State to multiplex the muart's output.
      clk
           : in std logic
   );
19
  end inst_control_unit;
21
  {\tt architecture\ inst\_control\_unit\_arch\ of\ inst\_control\_unit\ is}
   type state_type is (idle, get_data, wait_clear);
    type m_state_type is (idle,
```

```
send_add_high,
                                                                send_add_low,
                             send_header,
                                                                 get_add_low,
                                              get_add_high,
                             get_header,
                             get_header, get_add_high,
get_data_high, get_data_low,
27
                                                                finished);
     type read_state_type is (idle, wait_data, read_data, pause, finished);
     type transmit_state_type is (idle, set_data, trans_data, pause, finished);
29
     signal state, next_state : state_type := idle;
     signal get_state, next_get_state : m_state_type := idle;
31
     signal reader_state , next_reader_state : read_state_type := idle;
     signal transmitter_state, next_transmitter_state : transmit_state_type := idle;
  begin
35
     inst_fsm : process(state, inst_req, clk) begin
       case state is
         when idle =>
37
           if (inst_req = '0') then
             next_state <= get_data;</pre>
39
           end if;
41
         when get_data =>
           if (get_state = finished) then
43
             next_state <= wait_clear;</pre>
           end if:
45
         when wait_clear =>
47
           if (inst_req = '1') then
  next_state <= idle;</pre>
           end if;
51
         when others =>
           NULL:
53
       end case;
     end process inst_fsm;
55
     get_inst_fsm : process(state, clk) begin
       if state = get_data then
59
         case get_state is
           when idle =>
61
             next_get_state <= send_header;</pre>
63
           when send_header =>
             if transmitter_state = finished then
               next_get_state <= send_add_low;</pre>
              end if:
67
           when send_add_low =>
             if transmitter_state = finished then
69
               next_get_state <= send_add_high;</pre>
             end if;
71
           when send_add_high =>
             if transmitter_state = finished then
               next_get_state <= get_header;</pre>
75
             end if;
77
           when get_header =>
             if reader_state = finished then
79
               next_get_state <= get_add_low;</pre>
             end if;
           when get_add_low =>
83
             if reader_state = finished then
               next_get_state <= get_add_high;</pre>
85
              end if;
87
           when get_add_high =>
             if reader_state = finished then
               next_get_state <= get_data_low;</pre>
91
              end if;
           when get_data_low =>
93
             if reader_state = finished then
               next_get_state <= get_data_high;</pre>
95
             end if:
```

```
when get_data_high =>
               if reader_state = finished then
  next_get_state <= finished;</pre>
99
               end if;
101
103
            when finished =>
              next_get_state <= idle;</pre>
105
            when others =>
              NULL:
107
          end case;
        end if;
109
      end process get_inst_fsm;
111
      transmit_fsm : process(clk, get_state, transmitter_state, eot) begin
113
       if ((get_state = send_header) or
            (get_state = send_add_low) or
            (get_state = send_add_high)) then
115
          case transmitter_state is
            when idle =>
117
              if ready = '1' and eot = '0' then
                next_transmitter_state <= set_data;</pre>
119
               end if;
121
             when set_data =>
              next_transmitter_state <= trans_data;</pre>
123
            when trans_data =>
125
              next_transmitter_state <= pause;</pre>
127
            when pause =>
              if eot = '1' then
129
                next_transmitter_state <= finished;</pre>
               end if:
131
            when finished =>
133
              next_transmitter_state <= idle;</pre>
135
            when others =>
137
              NULL:
          end case;
        end if;
139
      end process transmit_fsm;
141
      read_fsm : process(clk, get_state, reader_state, eoc) begin
143
        if ((get_state = get_header) or
            (get_state = get_add_low) or
            (get_state = get_add_high) or
145
            (get_state = get_data_low) or
            (get_state = get_data_high)) then
147
          case reader_state is
            when idle =>
149
              next_reader_state <= wait_data;</pre>
151
            when wait_data =>
153
              if eoc = '1' then
                 next_reader_state <= read_data;</pre>
               end if:
155
            when read_data =>
157
              next_reader_state <= pause;</pre>
            when pause =>
              if eoc = '0' then
161
                next_reader_state <= finished;</pre>
               end if:
163
165
            when finished =>
               next_reader_state <= idle;</pre>
167
            when others =>
               NULL;
169
          end case;
```

```
end if;
     end process read_fsm;
173
     switch_states : process(clk, next_state, next_get_state, next_reader_state,
        next_transmitter_state) begin
       if rising_edge(clk) then
        state <= next_state;
177
         get_state <= next_get_state;</pre>
         reader_state <= next_reader_state;</pre>
         transmitter_state <= next_transmitter_state;</pre>
179
       end if;
     end process switch_states;
181
     -- Outputs
     with state select
       inst_ack <= '1' when wait_clear,</pre>
185
                           '0' when others;
187
     with state select
       inst_or_data <= '0' when idle,</pre>
189
                                '1' when others:
191
     with transmitter_state select
193
       write <= '1' when trans_data,</pre>
                         '0' when others;
195
     muart_input <= idle</pre>
                                   when transmitter_state /= set_data and
197
         transmitter_state /= trans_data else
                            header
                                           when get_state = send_header
                                                                                   else
                             inst_add_high when get_state = send_add_high
                                                                                   else
199
                             inst_add_low when get_state = send_add_low
                                                                                   else
                            idle:
                                      when reader_state /= read_data    else
203
     muart_output <= idle</pre>
                              header when get_state = get_header else
                              inst_data_high when get_state = get_data_high else
205
                              inst_data_low when get_state = get_data_low else
   end inst_control_unit_arch;
```

Listing 13: mmu/mmu.vhd

```
library IEEE;
2 use IEEE.STD_LOGIC_1164.ALL;
4 library work;
  use work.mmu_types.all;
6 use work.mmu_control_unit;
  use work.header_builder;
8 use work.header_decoder;
  use work.reg8;
10
  use work.minimal_uart_core;
    entity mmu_main is
14
      port (
         -- instruction bus
        inst_add : in std_logic_vector(11 downto 0); -- Address lines.
16
        inst_data : out std_logic_vector(15 downto 0); -- Data lines.
inst_req : in std_logic; -- Pulled low
                                                           -- Pulled low to request bus
18
            usage.
        inst_ack : out std_logic;
                                                          -- Pulled high to inform of
            request completion.
         -- data bus
                          std_logic_vector(15 downto 0); -- Address lines.
        data_add : in
        data_line : inout std_logic_vector(7 downto 0); -- Data lines.
                                                            -- High for a read request,
        data_read : in std_logic;
            low for a write request.
24
        data_req : in std_logic;
                                                            -- Pulled low to request bus
            usage.
```

```
data_ack : inout std_logic;
                                                         -- Pulled high to inform of
           request completion.
        -- extras
26
        clk
                     : in std_logic;
        receive_pin : in std_logic;
28
        transfer_pin : out std_logic
      );
30
    end mmu_main;
32
    architecture mmu_arch of mmu_main is
34
      component mmu_control_unit is
        port (
                       : in std_logic; -- High on muart has finished collecting data ??
36
          enc
          eot
                       : in std_logic; -- High on muart has finished transmitting data.
          ready
                       : in std_logic; -- ??
38
                       : in std_logic; -- High if the data line is requesting a read,
          data_read
             low for write.
                      : in std_logic; -- Low when the data address is valid and should
40
          data_req
               be read.
          data_add_0 : in std_logic; -- High for memory address, not IO.
                       : in std_logic; -- Low when the instruction address is valid and
42
          inst_req
              should be read.
                      : in std_logic; -- High if latest input headers fetch request
              was set.
          inst_or_data_in : in std_logic; -- High if latest input packet was an
              instruction packet.
                       : in std_logic; -- High if latest input packet had read/write
              set.
                       : out std_logic; -- High to start muart writing data.
46
          write
          inst_or_data_out : out std_logic; -- High if current output packet is an
              instruction packet.
          inst_ack
                      : out std_logic; -- Low when the inst is ready to be read by
48
             CPU. High otherwise.
                      : inout std_logic; -- Low when the data is ready to be read by
          data ack
              CPU. High impedance otherwise.
          muart_input : out muart_input_state; -- State to multiplex the muart's input
50
          muart_output : out muart_output_state; -- State to multiplex the muart's
             output.
52
          clk : in std_logic
        );
      end component;
      component header_builder is
56
        port (
          read_write : in std_logic; -- 1 = read, 0 = write
58
          inst_data : in std_logic; -- 1 = inst, 0 = data
          header
                    : out std_logic_vector(7 downto 0)
60
        );
      end component;
      component header_decoder is
64
        port (
          read_write
                       : out std_logic; -- 1 = read, 0 = write
66
          fetch_request : out std_logic;
          inst_data : out std_logic; -- 1 = inst, 0 = data
68
                       : in std_logic_vector(7 downto 0)
          header
        );
      end component;
72
      component minimal_uart_core is
        port(
74
          clock : in
                        std_logic;
          eoc : out
                        std_logic;
76
                : inout std_logic_vector(7 downto 0) := "ZZZZZZZZZ";
          outp
                : in
                        std_logic;
          rxd
          txd
                : out
                        std_logic;
80
          eot
                : out
                        std_logic;
          inp
                : in
                        std_logic_vector(7 downto 0);
                        std_logic;
          ready : out
82
                : in
                        std_logic
          wr
        );
84
      end component;
```

```
component reg8 IS
         port(
88
           Т
                   : in
                         std_logic_vector(7 downto 0);
           clock : in std_logic;
90
            enable : in std_logic;
            reset : in
                         std_logic;
                   : out std_logic_vector(7 downto 0)
           Q
         );
94
       end component;
96
       signal eoc
                            : std_logic; -- High on muart has finished collecting data ??
98
                            : std_logic; -- High on muart has finished transmitting data.
       signal eot
                            : std_logic; -- ??
       signal ready
       signal fr
                            : std_logic; -- High if latest input headers fetch request
           was set.
       signal inst_or_data_in : std_logic; -- High if latest input packet was an
           instruction packet.
                            : std_logic; -- High if latest input packet had read/write
       signal rw
           set.
104
       signal write
                            : std_logic; -- High to start muart writing data.
       signal inst_or_data_out : std_logic; -- High if current output packet is an
106
            instruction packet.
       signal muart_input : muart_input_state; -- State to multiplex the muart's input
       signal muart_output : muart_output_state; -- State to multiplex the muart's
108
           output.
       signal muart_out : std_logic_vector(7 downto 0);
110
       signal muart_in : std_logic_vector(7 downto 0);
       signal header_in : std_logic_vector(7 downto 0);
signal header_out : std_logic_vector(7 downto 0);
112
       signal inst_data_high_enable : std_logic;
       signal inst_data_low_enable : std_logic;
116
       signal data_data_enable : std_logic;
       signal data_line_tri : std_logic_vector(7 downto 0);
118
120
       muart : minimal_uart_core port map (clk, eoc, muart_out, receive_pin,
           transfer_pin, eot, muart_in, ready, write);
           : mmu_control_unit port map (eoc, eot, ready, data_read, data_req,
           data_add(0), inst_req, fr, inst_or_data_in, rw, write, inst_or_data_out,
           inst_ack, data_ack, muart_input, muart_output, clk);
       hb : header_builder port map (data_read, inst_or_data_out, header_out);
hd : header_decoder port map (rw, fr, inst_or_data_in, header_in);
       idh : reg8 port map (muart_out, clk, inst_data_high_enable, '0', inst_data(15
124
           downto 8));
       idl : reg8 port map (muart_out, clk, inst_data_low_enable, '0', inst_data(7
           downto 0));
126
       dd : reg8 port map (muart_out, clk, data_data_enable,
                                                                        '0'. data line tri):
       with muart_input select
         muart_in <= header_out
                                                                    when header,
                        "0000" & inst_add(11 downto 8)
                                                                    when inst_add_high,
130
                        inst_add(7 downto 0)
                                                                    when inst_add_low,
132
                        '0' & data_add(15 downto 9)
                                                                    when data_add_high,
                        data_add(8 downto 1)
                                                                    when data_add_low,
                       data_line
                                                                    when data_data,
134
                       (others => '0')
                                                                    when others;
136
       route_output : process(muart_output, muart_out) begin
         header_in <= (others => '0');
138
          inst_data_high_enable <= '0';</pre>
         inst_data_low_enable <= '0';</pre>
140
          data_data_enable <= '0';</pre>
         case muart_output is
142
            when header
              header_in <= muart_out;
146
            when inst_data_high =>
              inst_data_high_enable <= '1';</pre>
148
            when inst_data_low =>
```

```
inst_data_low_enable <= '1';</pre>
150
152
            when data_data
              data_data_enable <= '1';</pre>
            when others =>
154
              NULL;
          end case;
156
       end process;
158
       data_line \le data_line_tri when data_add(0) = '1' and data_read = '1' else
160
                      (others => 'Z');
162
     end mmu_arch;
```

Listing 14: mmu/mmu_tb.vhd

```
library IEEE;
2 use IEEE.STD_LOGIC_1164.ALL;
4 library work;
  use work.mmu_main;
6 use work.minimal_uart_core;
  use work.txt_util.all;
  entity mmu_tb is
10 end mmu tb:
12 architecture tb of mmu_tb is
    component mmu_main is
      port (
         -- instruction bus
        inst_add : in std_logic_vector(11 downto 0); -- Address lines.
16
        inst_data : out std_logic_vector(15 downto 0); -- Data lines.
                                                          -- Pulled low to request bus
        inst_req : in std_logic;
18
            usage.
        inst_ack : out std_logic;
                                                          -- Pulled high to inform of
            request completion.
20
         -- data bus
        data_add : in
                          std_logic_vector(15 downto 0); -- Address lines.
        data_line : inout std_logic_vector(7 downto 0); -- Data lines.
22
        data_read : in std_logic;
                                                            -- High for a read request,
            low for a write request.
24
        data_req : in
                          std_logic;
                                                            -- Pulled low to request bus
            usage.
        data_ack : inout std_logic;
                                                           -- Pulled high to inform of
            request completion.
         -- extras
26
        clk : in std_logic;
receive_pin : in std_logic;
        transfer_pin : out std_logic
30
      ):
    end component;
32
    component minimal_uart_core is
      port(
34
        clock : in
                       std_logic;
        eoc : out
                       std_logic;
        outp : inout std_logic_vector(7 downto 0) := "ZZZZZZZZZ";
rxd : in std_logic;
             : out
        txd
                       std_logic;
             : out
        eot
                       std_logic;
40
        inp
              : in
                       std_logic_vector(7 downto 0);
        ready : out
                       std_logic;
42
        wr
              : in
                       std_logic
      );
    end component;
46
                         : std_logic_vector(11 downto 0);
    signal inst_add
    signal inst_data
                         : std_logic_vector(15 downto 0);
48
    signal inst_req
                        : std_logic := '1';
                        : std_logic;
    signal inst_ack
    signal data_add
                         : std_logic_vector(15 downto 0);
```

```
: std_logic_vector(7 downto 0);
     signal data_line
                       : std_logic;
     signal data_read
     signal data_req
                         : std_logic;
     signal data_ack
                         : std_logic;
56
     signal clk
                         : std_logic;
     signal receive_pin : std_logic;
    signal transfer_pin : std_logic;
58
     signal eoc, rxd, txd, eot, ready, wr: std_logic;
     signal outp, inp : std_logic_vector(7 downto 0);
62
     signal current_recv : std_logic_vector(7 downto 0);
    signal current_send : std_logic_vector(7 downto 0);
64
   begin
    m : mmu_main port map (inst_add, inst_data, inst_req, inst_ack, data_add,
66
         data_line, data_read, data_req, data_ack, clk, receive_pin, transfer_pin);
     muart : minimal_uart_core port map (clk, eoc, outp, rxd, txd, eot, inp, ready, wr);
68
     rxd <= transfer_pin;</pre>
     receive_pin <= txd;
70
     clk_gen : process begin
      clk <= '0';
       wait for 10 ns;
74
       clk <= '1';
       wait for 10 ns;
76
     end process;
78
     inst_test : process
      type pattern_type is record
                     : std_logic_vector(11 downto 0);
         inst\_add
         recv_head
                       : std_logic_vector( 7 downto 0);
82
                      : std_logic_vector( 7 downto 0);
        send_head
                      : std_logic_vector(15 downto 0);
         inst_data
84
       end record;
       type pattern_array is array (natural range <>) of pattern_type;
86
       constant patterns : pattern_array :=
         inst_add
                       recv_head send_head
                                                 inst_data
       ((x"000", x"81", x"00", x"83A7"),
        (x"001", x"81", x"00", x"4F5E"),
90
        (x"101", x"81", x"00", x"5937"),
(x"051", x"81", x"00", x"A8F2"));
92
     begin
       wr <= '0';
94
       for i in patterns' range loop
         wait for 10000 ns;
96
         inst_add <= patterns(i).inst_add;</pre>
         wait for 20 ns;
98
         inst_req <= '0';</pre>
100
         wait until eoc'event;
         assert outp = patterns(i).recv_head
102
           report "Bad header expected '" & str(patterns(i).recv_head) & "' recieved '"
              & str(outp) & "'
           severity error;
104
         wait until eoc'event;
         assert false report "passed header" severity note;
108
         wait until eoc'event;
         assert outp = patterns(i).inst_add(7 downto 0)
110
           report "Bad address low expected '" & str(patterns(i).inst_add(7 downto 0)) &
                "' recieved '" & str(outp) & "'"
112
           severity error;
         wait until eoc'event;
114
         assert false report "passed address low" severity note;
116
         wait until eoc'event;
         assert outp = "0000" & patterns(i).inst_add(11 downto 8)
           report "Bad address high expected '" & str(patterns(i).inst_add(11 downto
               8)) & "' recieved '" & str(outp) & "'"
           severity error;
120
```

```
wait until eoc'event;
122
          assert false report "passed address high" severity note;
124
         wait for 100 ns;
126
         inp <= patterns(i).send_head;</pre>
         wait for 20 ns;
          wr <= '1';
128
          wait for 20 ns;
         wr <= '0';
130
         wait until eot'event;
         wait until eot'event;
132
         wait for 100 ns;
         inp <= "0000" & patterns(i).inst_add(11 downto 8);</pre>
136
          wait for 20 ns;
         wr <= '1';
138
         wait for 20 ns;
         wr <= '0';
140
         wait until eot'event;
142
          wait until eot'event;
144
         wait for 100 ns;
         inp <= patterns(i).inst_add(7 downto 0);</pre>
146
         wait for 20 ns;
         wr <= '1';
148
         wait for 20 ns;
         wr <= '0';
         wait until eot'event;
152
         wait until eot'event;
154
         wait for 100 ns;
         inp <= patterns(i).inst_data(7 downto 0);</pre>
156
         wait for 20 ns;
         wr <= '1';
         wait for 20 ns;
         wr <= '0';
160
          wait until eot'event;
         wait until eot'event;
162
164
         wait for 100 ns;
          inp <= patterns(i).inst_data(15 downto 8);</pre>
166
         wait for 20 ns;
         wr <= '1';
168
          wait for 20 ns;
         wr <= '0';
170
         wait until eot'event;
         wait until eot'event;
          assert inst_ack = '1'
174
           report "receipt not acknowledged"
            severity error;
176
          assert inst_data = patterns(i).inst_data
178
           report "Wrong data recieve expected '" & str(patterns(i).inst_data) & "'
               recieved '" & str(inst_data) & "'"
            severity error;
180
         assert false report "finished transmission" severity note;
182
         wait for 20 ns;
         inst_req <= '1';</pre>
186
       end loop;
       wait;
188
     end process;
190 end tb;
```

Listing 15: mmu/mmu_types.vhd

Listing 16: mmu/muart/BRG.vhd

```
******************
  --* Minimal UART ip core
3 --* Author: Arao Hayashida Filho
                                         arao@medinovacao.com.br
 7 --* Copyright (C) 2009 Arao Hayashida Filho
  --*
9 --* This source file may be used and distributed without
  --* restriction provided that this copyright statement is not
11 --* removed from the file and that any derivative work contains
   --* the original copyright notice and the associated disclaimer.
  --* This source file is free software; you can redistribute it
15 --* and/or modify it under the terms of the GNU Lesser General
  --* Public License as published by the Free Software Foundation;
17 --* either version 2.1 of the License, or (at your option) any
  --* later version.
  --* This source is distributed in the hope that it will be
21 --* useful, but WITHOUT ANY WARRANTY; without even the implied
   --* warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR
23 --* PURPOSE. See the GNU Lesser General Public License for more
  --* details.
25 --*
  --* You should have received a copy of the GNU Lesser General
27 --* Public License along with this source; if not, download it
  --* from http://www.opencores.org/lgpl.shtml
29 --*
31
  library ieee;
33 use ieee.std_logic_1164.all;
  use ieee.std_logic_arith.all;
35 use ieee.std_logic_unsigned."+";
37 entity br_generator is
    generic (divider_width: integer := 16);
    port (
39
     clock
                : in std_logic;
     rx_enable : in std_logic;
clk_txd : out std_logic;
41
      tx_enable : in std_logic;
     clk_serial : out std_logic
   );
45
  end br_generator;
47
  {\tt architecture} \ {\tt principal} \ {\tt of} \ {\tt br\_generator} \ {\tt is}
    -- change the following constant to your desired baud rate
49
    -- one hz equal to one bit per second
           count_brg : std_logic_vector(divider_width - 1 downto 0) := (others =>
    signal
        ,0,);
    signal count_brg_txd : std_logic_vector(divider_width - 1 downto 0) := (others =>
         '0');
                          : std_logic_vector(divider_width - 1 downto 0) := x"0516";
    constant brdvd
53
        -- 38400 bps @ 50MHz
55
   begin
```

```
txd : process (clock)
57
       begin
         if (rising_edge(clock)) then
           if (count_brg_txd = brdvd) then
59
                            <= '1';
             clk_txd
              count_brg_txd <= (others => '0');
           elsif (tx_enable = '1') then
             clk_txd <= '0';
63
             count_brg_txd <= count_brg_txd + 1;</pre>
65
           else
                            <= '0';
             clk txd
             count_brg_txd <= (others => '0');
67
           end if;
         end if;
       end process txd;
71
       rxd : process (clock)
73
       begin
         if (rising_edge(clock)) then
           if (count_brg=brdvd) then
75
             count_brg <= (others => '0');
clk_serial <= '1';</pre>
           elsif (rx_enable = '1') then
             count_brg <= count_brg+1;</pre>
79
             clk_serial <= '0';</pre>
81
           else
             count_brg <= '0' & brdvd(divider_width - 1 downto 1);</pre>
             clk_serial <= '0';</pre>
83
           end if;
         end if;
       end process rxd;
87 end principal;
```

Listing 17: mmu/muart/serial.vhd

```
--* Minimal UART ip core
3 --* Author: Arao Hayashida Filho
                                    arao@medinovacao.com.br
7 --* Copyright (C) 2009 Arao Hayashida Filho
9 --* This source file may be used and distributed without
  --* restriction provided that this copyright statement is not
11 --* removed from the file and that any derivative work contains
  --* the original copyright notice and the associated disclaimer.
13 --*
  --* This source file is free software; you can redistribute it
15 --* and/or modify it under the terms of the GNU Lesser General
  --* Public License as published by the Free Software Foundation;
17 --* either version 2.1 of the License, or (at your option) any
  --* later version.
19 --*
   --* This source is distributed in the hope that it will be
21 --* useful, but WITHout ANY WARRANTY; without even the implied
  --* warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR
23 --* PURPOSE. See the GNU Lesser General Public License for more
  --* details.
25 --*
  --* You should have received a copy of the GNU Lesser General
27 --* Public License along with this source; if not, download it
  --* from http://www.opencores.org/lgpl.shtml
29 --*
  --*******************************
  library IEEE;
33 use IEEE.STD_LOGIC_1164.ALL;
35 entity minimal_uart_core is
   port(
     clock : in std_logic;
```

```
eoc : out std_logic;
       outp : inout std_logic_vector(7 downto 0) := "ZZZZZZZZZ";
39
       rxd
              : in
                       std_logic;
       txd
             : out
                       std_logic;
41
                       std_logic;
       eot
             : out
       inp
              : in
                       std_logic_vector(7 downto 0);
       ready : out
                       std_logic;
45
       wr
              : in
                       std_logic
     );
47 end minimal_uart_core;
49 architecture principal of minimal_uart_core is type state is (s0, s1, s2, s3, s4, s5, s6, s7, s8, s9);
     signal clk_serial
                            : std_logic := '0';
     signal start
                               : std_logic := '0';
     signal eocs, eoc1, eoc2 : std_logic := '0';
     signal rx_ck_enable
                              : std_logic := '0';
     signal receiving
                               : std_logic := '0';
55
                               : std_logic := '0';
     signal transmitting
     signal clk_txd
                              : std_logic := '0';
57
                               : std_logic := '1';
     signal txds
     signal eots
                               : std_logic := '0';
     signal inpl
                               : std_logic_vector(7 downto 0) := x"00";
61
     signal data
                               : std_logic_vector(7 downto 0) := x"00";
     signal atual_state, next_state, atual_state_txd, next_state_txd: state := s0;
                            : std_logic := '0';
     signal tx_enable
63
                               : std_logic := '0';
     signal tx_ck_enable
65
     component br_generator
      port (
67
         clock : in std_logic;
rx_enable : in std_logic;
         clock
69
         clk_txd : out std_logic;
tx_enable : in std_logic;
clk_serial : out std_logic
71
       );
73
     end component;
75
     begin
77
       ready <= not(tx_enable);</pre>
        brg : br_generator port map (clock, rx_ck_enable, clk_txd, tx_ck_enable,
           clk_serial);
       rx_ck_enable <= start or receiving;</pre>
79
        tx_ck_enable <= tx_enable or transmitting;</pre>
81
        start_detect : process(rxd, eocs)
       begin
83
         if (eocs = '1') then
           start <= '0';
          elsif (falling_edge(rxd)) then
           start <= '1';
87
          end if;
       end process start_detect;
89
       rxd_states : process (clk_serial)
91
       begin
          if (rising_edge(clk_serial)) then
           atual_state <= next_state;
          end if;
95
       end process rxd_states;
97
       rxd_state_machine : process(start, atual_state)
99
       begin
          if (start = '1' or receiving = '1') then
            case atual_state is
              when s0 =>
                eocs <= '0';
103
                if (start = '1') then
                  next_state <= s1;</pre>
105
                  receiving <= '1';
                else
107
                  next_state <= s0;</pre>
                  receiving <= '0';
109
```

```
end if;
111
                when s1 =>
                 receiving <= '1';
eocs <= '0';
113
                  next_state <= s2;</pre>
117
                when s2 =>
                 receiving <= '1';
eocs <= '0';
119
                  next_state <= s3;</pre>
121
                when s3 =>
                 receiving <= '1';
eocs <= '0';
123
                  next_state <= s4;</pre>
125
                when s4 =>
127
                 receiving <= '1';
eocs <= '0';
129
                  next_state <= s5;</pre>
131
                when s5 =>
                 receiving <= '1';
eocs <= '0';
133
                  next_state <= s6;
135
137
                when s6 =>
                 receiving <= '1';
eocs <= '0';
                  next_state <= s7;</pre>
141
                when s7 =>
                 receiving <= '1';
eocs <= '0';
143
                  next_state <= s8;</pre>
145
                when s8 =>
147
                 receiving <= '1';
eocs <= '0';
149
                  next_state <= s9;</pre>
151
                when s9 =>
                  receiving <= '1';
eocs <= '1';
153
                  next_state <= s0;</pre>
155
               when others =>
157
                 null;
159
             end case;
          end if;
161
        end process rxd_state_machine;
163
        rxd_shift : process(clk_serial)
165
           if (rising_edge(clk_serial)) then
             if (eocs = '0') then
167
               data <= rxd & data(7 downto 1);
             end if;
169
          end if;
171
        end process rxd_shift;
        process (clock)
173
        begin
         if (rising_edge(clock)) then
175
            eoc <= eocs;
          end if;
        end process;
179
        process(atual_state)
181
        begin
          if (atual_state=s9) then
```

```
outp <= data;
183
         end if;
185
       end process;
       txd_states : process(clk_txd)
187
189
        if (rising_edge(clk_txd)) then
           atual_state_txd <= next_state_txd;
191
         end if;
       end process txd_states;
193
       txd_state_machine : process(atual_state_txd, tx_enable)
195
       begin
         case atual_state_txd is
            when s0 =>
197
              inpl <= inp;</pre>
              eots <= '0';
              if (tx_enable = '1') then
                txds <= '0';
transmitting <= '1';
201
                next_state_txd <= s1;</pre>
203
              else
                                <= '1';
               txds
205
                transmitting <= '0';</pre>
               next_state_txd <= s0;</pre>
              end if;
209
            when s1 =>
             txds
                              <= inpl(0);
211
              eots
                              <= '0';
              transmitting
                             <= '1';
213
              next_state_txd <= s2;</pre>
            when s2 =>
                              <= inpl(1);
217
             txds
              eots
                              <= '0';
                             <= '1';
              transmitting
219
              next_state_txd <= s3;</pre>
221
            when s3 =>
              txds
                               <= inpl(2);
                              <= '0';
              eots
              transmitting <= '1';
225
              next_state_txd <= s4;</pre>
227
            when s4 =>
             txds
                              <= inpl(3);
229
                              <= '0';
              eots
              transmitting
                             <= '1';
             next_state_txd <= s5;</pre>
233
            when s5 =>
              txds
                              <= inpl(4);
235
              eots
                              <= '0';
              transmitting <= '1';</pre>
237
             next_state_txd <= s6;</pre>
            when s6 =>
             txds
                              <= inpl(5);
241
              eots
                              <= '0';
              transmitting
                             <= '1';
243
              next_state_txd <= s7;</pre>
245
            when s7 =>
              txds
                              <= inpl(6);
                              <= '0';
              eots
              transmitting <= '1';
249
              next_state_txd <= s8;</pre>
251
            when s8 =>
                              <= inpl(7);
             txds
253
                              <= '0';
              eots
              transmitting <= '1';
255
```

```
next_state_txd <= s9;</pre>
257
             when s9 =>
                                <= '1';
              txds
259
               eots <= '1';
transmitting <= '1';</pre>
               next_state_txd <= s0;</pre>
263
             when others =>
265
               null:
          end case;
267
        end process txd_state_machine;
        tx_start:process (clock, wr, eots)
271
        begin
          if (eots = '1') then
            tx_enable <= '0';</pre>
273
          elsif (falling_edge(clock)) then
            if (wr = '1') then
275
              tx_enable <= '1';</pre>
277
             end if;
          end if;
279
        end process tx_start;
        eot<=eots;</pre>
281
        process (clock)
283
        begin
          if (rising_edge(clock)) then
            txd <= txds;
287
          end if;
        end process;
289
   end principal ;
```

Listing 18: processor/alu.vhd

```
2 -- Company:
  -- Engineer:
  -- Create Date: 18:59:20 09/18/2010
6 -- Design Name:
  -- Module Name: alu - alu_arch
8 -- Project Name:
  -- Target Devices:
10 -- Tool versions:
  -- Description:
  -- Dependencies:
  -- Revision:
16 -- Revision 0.01 - File Created
  -- Additional Comments:
18 --
  ______
20 library IEEE;
  use IEEE.STD_LOGIC_1164.ALL;
22 use IEEE.NUMERIC_STD.ALL;
  use ieee.std_logic_arith.all;
24 --use ieee.std_logic_unsigned.all;
  library work;
28 use work.fulladder8;
  --use work.cpu.ALL;
 -- Uncomment the following library declaration if using
32 -- arithmetic functions with Signed or Unsigned values
  --use IEEE.NUMERIC_STD.ALL;
34
```

```
-- Uncomment the following library declaration if instantiating
36 -- any Xilinx primitives in this code.
   --library UNISIM;
38 --use UNISIM. VComponents.all;
40 entity alu is
     Port (f : in
                        STD_LOGIC_VECTOR (3 downto 0); -- Function (opcode)
                       STD_LOGIC_VECTOR (7 downto 0); -- Input x (Rx)
STD_LOGIC_VECTOR (7 downto 0); -- Input y (Ry)
42
            rx : in
            ry : in STD_LOGIC_VECTOR (7 downto 0); -- Input y (Ry)
ro : out STD_LOGIC_VECTOR (7 downto 0); -- Output Normaly (Ry)
44
            46
                C(1), N(2)
   end alu;
48
50 architecture alu_arch of alu is
     component fulladder8 IS
                         STD_LOGIC_VECTOR( 7 downto 0);
     Port (A
                : in
                         STD_LOGIC_VECTOR( 7 downto 0);
                 : in
            Cin : in STD_LOGIC;
Sum : out STD_LOGIC_VECTOR( 7 downto 0);
                         STD_LOGIC;
54
            Cout : out STD_LOGIC
56
            );
     end component;
58
                          : std_logic_vector(7 downto 0);
     signal A
60
     signal
               R
                           : std_logic_vector(7 downto 0);
     signal
               AdderCin
                          : std_logic;
                           : std_logic_vector(7 downto 0);
62
     signal
               Sum
     signal
               AdderCout : std_logic;
                         : std_logic; -- Make the code easier to read
               Z,C,N
     signal
     signal
               output
                          : std_logic_vector(7 downto 0); -- used to allow reading of ro
66 BEGIN
     Adder: fulladder8 port map(A, B, AdderCin, Sum, AdderCout); process(f, rx, ry, Cin, Sum, AdderCout)
        --signal Z,C,N : std_logic; -- Make the code easier to read
70
     BEGIN
       -- use case statement to achieve
        -- different operations of ALU
72
          AdderCin <= '0';
          A <= (others => '0');
          B <= (others => '0');
76
          output <= (others => '0');
          C <= '0';
78
          N <= '0':
          IF f = "0001" THEN -- Do AND operation
80
          output <= ry and rx;
ELSIF f = "0011" THEN -- Do OR operation
          output <= ry or rx;
ELSIF f = "0101" THEN
84
            output <= not rx;</pre>
          ELSIF f = "0111" THEN -- Do XOR operation
86
            output <= ry xor rx;</pre>
          ELSIF f = "1001" THEN -- Do ADD operation
88
            AdderCin <= '0';
            A <= ry;
            B <= rx;
92
            output <= Sum;
          ELSIF f = "1011" THEN -- Do ADC operation
            AdderCin <= Cin;
94
            A \le ry;
            B <= rx;
96
            output <= Sum;</pre>
          ELSIF f = "1101" THEN -- Do SUB operation
            AdderCin <= '1';
100
            A \le ry;
            B <= (not rx);</pre>
          output <= Sum; 
 ELSIF f = "1111" THEN -- Do SBB operation
102
            AdderCin <= (not Cin);
104
            A <= ry;
B <= (not rx);
```

```
output <= Sum;</pre>
          ELSIF f = "0100" THEN -- Do NEG operation ( two's complement )
108
             AdderCin <= '1';
             A <= (others => '0');
110
            B <= (not rx);</pre>
             output <= Sum;
            C <= AdderCout;</pre>
            N <= output(7);</pre>
114
          ELSIF f = "0110" THEN -- Do CMP operation
             AdderCin <= '1';
116
             A <= rx;
            B <= (not ry);</pre>
118
            output <= Sum;</pre>
             C <= AdderCout;</pre>
            N <= output(7);</pre>
122
          ELSE
             AdderCin <= '0';
            A <= (others => '0');
B <= (others => '0');
124
            output <= (others => '0');
126
            C <= '0';
128
          END IF;
130 --
          if (output = "000000000") then -- Set the Zero in status register
            sr(0) <= '1';
132 --
          ELSE
            sr(0) <= '0';
134 --
          end if;
          C <= AdderCout; -- Carry is always 0
136
          N <= output(7); -- This might need to be changed to '0'
138
          ro <= output;</pre>
      end process;
        Z <= not (output(0) AND output(1) AND output(2) AND output(3) AND output(4)
140
                   AND output(5) AND output(6) AND output(7));
        sr(0) \le Z; --Z(0)
142
        sr(1) <= C; --C(1)
        sr(2) \le N; --N(2)
        sr(15 downto 3) <= (others => '0');
146
   end alu_arch;
```

Listing 19: processor/alu_tb.vhd

```
1 library IEEE;
  use IEEE.STD_LOGIC_1164.ALL;
  -- A testbench has no ports.
5 entity alu_tb is
    end alu_tb;
  architecture behav of alu_tb is
    -- Declaration of the component that will be instantiated.
    component alu
     Port (f : in rx : in
                        STD_LOGIC_VECTOR (3 downto 0); -- Function (opcode) STD_LOGIC_VECTOR (7 downto 0); -- Input x (Rx)
11
                        STD_LOGIC_VECTOR (7 downto 0); -- Input y (Ry)
            ry : in
                        STD_LOGIC_VECTOR (7 downto 0);
                                                         -- Output Normaly (Ry)
            ro : out
                                                          -- Carry in
            Cin : in
                        STD LOGIC:
15
            sr : out STD_LOGIC_VECTOR (2 downto 0)); -- Status register out Z(0),
               C(1), N(2)
    end component;
17
      - Specifies which entity is bound with the component.
19
    for alu_0: alu use entity work.alu;
                         : STD_LOGIC_VECTOR (3 downto 0);
      signal rx, ry, ro : STD_LOGIC_VECTOR (7 downto 0);
21
      signal Cin
                        : STD_LOGIC;
23
      signal sr
                          : STD_LOGIC_VECTOR (2 downto 0);
    begin
25
       -- Component instantiation.
      alu_0: alu port map (f => f, rx => rx, ry => ry, ro => ro, Cin => Cin, sr => sr);
27
```

```
-- This process does the real job.
                    process
29
                     type pattern_type is record
                                                           : STD_LOGIC_VECTOR (3 downto 0);
31
                         f
                                                             : STD_LOGIC_VECTOR (7 downto 0);
                          rx, ry
                                                             : STD_LOGIC_VECTOR (7 downto 0);
                          ro
                          Cin
                                                             : STD_LOGIC;
                                                              : STD_LOGIC_VECTOR (2 downto 0);
35
                          sr
                    end record;
               -- The patterns to apply.
37
              type pattern_array is array (natural range <>) of pattern_type;
              constant patterns : pattern_array :=
39
             -- f rx ry ro Cin sr

(("0001", "00000000", "00000000", "00000000", '0', "001"), --AND tests - 1ns

("0001", "00000001", "00000001", "00000001", '0', "000"), --AND tests

("0001", "00000000", "00000001", "00000000", '0', "001"), --AND tests

("0001", "10101010", "10101010", "10101010", '0', "100"), --AND tests

("0001", "01010111111", "01010101", "0', "000"), --AND tests

("0001", "11111111", "11111111", "11111111", '0', "100"), --AND tests
                                              rx
                                                                                                                                                               Cin
43
45
                 ("0001", "1111111", "00000000", "00000000", "0', "100"), --AND tests
("0001", "00000000", "01010101", "00000000", '0', "001"), --AND tests
("0001", "00000000", "10101010", "00000000", '0', "001"), --AND tests
("0001", "00000000", "101010101", "00000000", '0', "001"), --AND tests
("0001", "11111111", "010101011", "01010101", '0', "000"), --AND tests - 10 ns
47
                 ("0001", "1111111", "10101010", "10101010", '0', "100"), --AND tests ("0001", "10000011", "10110010", "10000010", '0', "100"), --AND tests ("0001", "00000011", "00110010", "00000010", '0', "000"), --AND tests ("0001", "000000011", "00110010", "00000010", '0', "000"), --AND tests
51
53
                ("0011", "00000000", "00000000", "00000000", '0', "001"), --OR tests - 14 ns ("0011", "00000001", "00000001", '0', "000"), --OR tests ("0011", "00000000", "00000001", "00000001", '0', "000"), --OR tests ("0011", "10101010", "10101010", "10101010", '0', "100"), --OR tests ("0011", "01010101", "01010101", "01010101", '0', "100"), --OR tests ("0011", "11111111", "00000000", "111111111", '0', "100"), --OR tests ("0011", "11111111", "11111111", "11111111", '0', "100"), --OR tests ("0011", "00000000", "01010101", "01010101", '0', "000"), --OR tests ("0011", "00000000", "01010101", "01010101", '0', "000"), --OR tests
55
57
59
61
                 ("0011", "00000000", "10101010", "10101010", '0', "100"), --OR tests
("0011", "00000000", "10101010", "10101010", '0', "100"), --OR tests
("0011", "111111111", "01010101", "111111111", '0', "100"), --OR tests
("0011", "110000011", "10110010", "111111111", '0', "100"), --OR tests
("0011", "10000011", "10110010", "10110011", '0', "100"), --OR tests - 25 ns
63
                  ("0011", "00000011", "00110010", "00110011", '0', "000"), --OR tests
67
                  ("0101", "00000000", "00000000", "111111111", '0', "100"), --NOT tests - ry should
69
                             not matter
                  ("0101", "00000001", "00000001", "111111110", '0', "100"), --NOT tests
                 ("0101", "000000001", "000000001", "11111111", '0', "100"), --NOT tests
("0101", "00000000", "00000001", "11111111", '0', "100"), --NOT tests
("0101", "10101010", "10101010", "01010101", '0', "000"), --NOT tests
("0101", "01010101", "01010101", "10101010", '0', "100"), --NOT tests
("0101", "11111111", "000000000", "00000000", '0', "001"), --NOT tests
71
73
                 ("0101", "11111111", "00000000", "00000000", '0', "001"), --NOT tests
("0101", "111111111", "111111111", "000000000", '0', "001"), --NOT tests
("0101", "00000000", "01010101", "111111111", '0', "100"), --NOT tests
("0101", "00000000", "10101010", "111111111", '0', "100"), --NOT tests - 35 ns
75
77
                 ("0101", "00000000", "10101010", "11111111", "0", "100"), --NOT tests
("0101", "11111111", "01010101", "000000000", '0', "001"), --NOT tests
("0101", "111111111", "10101010", "000000000", '0', "001"), --NOT tests
("0101", "10000011", "10110010", "011111100", '0', "000"), --NOT tests
("0101", "00000011", "00110010", "111111100", '0', "100"), --NOT tests - 39 ns
79
81
                  ("0111", "00000000", "00000000", "00000000", '0', "001"), --XOR tests - 40 ns
83
                ("0111", "00000000", "00000000", "00000000", '0', "001"), --XOR tests - 40 ns
("0111", "00000001", "00000001", "00000000", '0', "001"), --XOR tests
("0111", "00000000", "00000001", "00000001", '0', "000"), --XOR tests
("0111", "10101010", "10101010", "000000000", '0', "001"), --XOR tests
("0111", "01010101", "01010101", "00000000", '0', "001"), --XOR tests
("0111", "11111111", "00000000", "111111111", '0', "100"), --XOR tests
("0111", "11111111", "11111111", "00000000", '0', "001"), --XOR tests
("0111", "00000000", "01010101", "01010101", '0', "000"), --XOR tests
("0111", "11111111", "01010101", "10101010", '0', "100"), --XOR tests
("0111", "11111111", "101010101", "10101010", '0', "100"), --XOR tests
("0111", "11111111", "10101010", "01010101", '0', "000"), --XOR tests
("0111", "11111111", "10101010", "01010101", '0', "000"), --XOR tests
85
87
89
93
                 ("0111", "10000011", "10110010", "00110001", '0', "000"), --XOR tests ("0111", "00000011", "00110001", '0', "000") --XOR tests
95
             );
97 begin
              -- Check each pattern.
             for i in patterns' range loop
```

```
-- Set the inputs.
       Cin <= patterns(i).Cin;</pre>
101
       f <= patterns(i).f;</pre>
       rx <= patterns(i).rx;</pre>
103
       ry <= patterns(i).ry;</pre>
          Wait for the results.
       wait for 1 ns;
107
       -- Check the outputs.
       assert ro = patterns(i).ro
       report "bad output register value" severity error;
109
       assert sr = patterns(i).sr
       report "bad status register value" severity error;
111
       assert sr(0) = patterns(i).sr(0)
       report " *Zero is incorrect" severity error;
       assert sr(1) = patterns(i).sr(1)
115
       report " *Carry is incorrect" severity error;
       assert sr(2) = patterns(i).sr(2)
       report " *Negitive is incorrect" severity error;
117
     end loop;
     assert false report "end of test" severity note;
119
     -- Wait forever; this will finish the simulation.
     wait;
   end process;
123 end behav;
```

Listing 20: processor/ar.vhd

```
2 -- Company:
  -- Engineer:
  -- Create Date: 18:59:20 09/18/2010
6 -- Design Name:
  -- Module Name: ar - Behavioral
8 -- Project Name:
  -- Target Devices:
10 -- Tool versions:
  -- Description:
  -- Dependencies:
14 --
  -- Revision:
16 -- Revision 0.01 - File Created
  -- Additional Comments:
                           ______
20 library IEEE;
  use IEEE.STD_LOGIC_1164.ALL;
  library work;
24 use work.reg16;
26 entity ar is
    Port (clk
                    : in
                            STD_LOGIC;
                   : in
          enable
                            STD_LOGIC;
28
          Sel8Bit
                     : in
                            STD_LOGIC;
          SelHighByte : in
                            STD_LOGIC;
          ByteInput : in
                            STD_LOGIC_VECTOR (7 downto 0);
                            STD_LOGIC_VECTOR (1 downto 0);
                                                             -- Select the address
          SelRi
                     : in
             register
          SelRo
                    : in
                            STD_LOGIC_VECTOR (1 downto 0);
                                                             -- Select the address
             register
                     : in
                            STD_LOGIC_VECTOR (15 downto 0); -- The input
34
          R.o
                    : out STD_LOGIC_VECTOR (15 downto 0)); -- The output
36 end ar;
38 architecture Behavioral of ar is
    component reg16 IS
             : in
                       std_logic_vector(15 downto 0);
40
      port(I
           clock : in std_logic;
           enable : in std_logic;
reset : in std_logic;
42
```

```
: out std_logic_vector(15 downto 0)
            );
46
     end component;
                   : std_logic; -- Enable signals
48
     signal ROE
     signal
              R1E
                    : std_logic;
              R2E
                   : std_logic;
50
     signal
     signal
              input : std_logic_VECTOR (15 downto 0);
     signal
              QΟ
                    : std_logic_VECTOR (15 downto 0);
                    : std_logic_VECTOR (15 downto 0);
     signal
              Q1
     signal
             02
                   : std_logic_VECTOR (15 downto 0);
   BEGIN
       reg_0 : reg16 port map(input, clk, ROE, '0', Q0);
56
       reg_1 : reg16 port map(input, clk, R1E, '0', Q1);
reg_2 : reg16 port map(input, clk, R2E, '0', Q2);
58
     SetInput: process(clk, enable, SelRi, Ri)
     BEGIN
       ROE <= '0';
62
       R1E <= '0';
       R2E <= '0';
64
       IF enable = '1' THEN
          case SelRi IS
66
            WHEN "00" =>
              ROE <= '1';
68
            WHEN "01" =>
              R1E <= '1';
70
            WHEN "10" =>
             R2E <= '1';
72
            WHEN others =>
              NULL; -- None of them are enabled
74
         END CASE;
       END IF;
76
     end process;
78
     -- Select if 1 or 2 Bytes is to be written and if
     SetNumBytes: process(clk, Ri, SelRi, ByteInput, Sel8Bit, SelHighByte, Q0, Q1, Q2)
80
     BEGIN
       IF Sel8Bit = '0' THEN
82
         input <= Ri;
       ELSE
84
         if SelHighByte = '1' THEN
86
            input(15 downto 8) <= ByteInput;</pre>
            case SelRi IS
              WHEN "00" =>
88
                input(7 downto 0) <= Q0(7 downto 0);</pre>
              WHEN "01" =>
90
                input(7 downto 0) <= Q1(7 downto 0);</pre>
              WHEN others =>
                input(7 downto 0) <= Q2(7 downto 0);
            END CASE;
94
          else
            input(7 downto 0) <= ByteInput;</pre>
96
            case SelRi IS
              WHEN "00" =>
98
                input(15 downto 8) <= Q0(15 downto 8);
              WHEN "01" =>
                input(15 downto 8) <= Q1(15 downto 8);
              WHEN others =>
102
                input(15 downto 8) <= Q2(15 downto 8);
            END CASE:
104
          END IF;
       END IF;
106
     end process;
      -- Set the output Ro
     WITH SelRo SELECT
110
     Ro <= QO WHEN "00",
            Q1 WHEN "01",
112
            Q2 WHEN others;
114 end Behavioral;
```

Listing 21: processor/cpu.vho

```
-- Company:
 3 -- Engineer:
 5 -- Create Date:
                    16:09:46 09/15/2010
   -- Design Name:
 7 -- Module Name:
                     cpu - cpu_arch
  -- Project Name:
9 -- Target Devices:
  -- Tool versions:
11 -- Description:
13 -- Dependencies:
15 -- Revision:
  -- Revision 0.01 - File Created
17 -- Additional Comments:
19
  library IEEE;
21 use IEEE.STD_LOGIC_1164.ALL;
   --use IEEE.STD_LOGIC_ARITH.ALL;
23 --use IEEE.STD_LOGIC_UNSIGNED.ALL;
25 library work;
  use work.alu;
27 use work.cu;
  use work.ar;
29 use work.gpr;
  use work.sr;
31 use work.pc;
  ---- Uncomment the following library declaration if instantiating
35 ---- any Xilinx primitives in this code.
  --library UNISIM;
37 --use UNISIM.VComponents.all;
39 entity cpu is
    PORT (
41
        -- instruction bus
        inst_add : out std_logic_vector(11 downto 0); -- Address lines.
        inst_data : in std_logic_vector(15 downto 0); -- Data lines.
inst_req : out std_logic; -- Pulled low f
                                                       -- Pulled low to request bus
45
           usage.
        inst_ack : in std_logic;
                                                       -- Pulled high to inform of
            request completion.
        -- data bus
47
        data_add : out
                          std_logic_vector(15 downto 0); -- Address lines.
49
        data_line : inout std_logic_vector(7 downto 0); -- Data lines.
                                                         -- High for a read request,
        data_read : out std_logic;
            low for a write request.
        data_req : out
                          std_logic;
                                                          -- Pulled low to request bus
           usage.
        data_ack : inout std_logic;
                                                         -- Pulled high to inform of
           request completion.
        -- extras
53
               : in std_logic;
: in std_logic
        clk
        reset
55
  end cpu;
59
  architecture cpu_arch of cpu is
    component alu IS
61
                       STD_LOGIC_VECTOR (3 downto 0); -- Function (opcode)
      Port (f : in
            rx : in
                       STD_LOGIC_VECTOR (7 downto 0); -- Input x (Rx)
63
                       STD_LOGIC_VECTOR (7 downto 0); -- Input y (Ry)
            ry : in
                : out STD_LOGIC_VECTOR (7 downto 0); -- Output Normaly (Ry)
            Cin : in
                      STD_LOGIC;
                                                       -- Carry in
```

```
sr : out STD_LOGIC_VECTOR (15 downto 0)); -- Status register out Z(0),
                 C(1), N(2)
     END component;
     component ar is
69
                                STD_LOGIC;
      Port (clk
                         : in
                         : in
                                STD_LOGIC;
             enable
                       : in
             Sel8Bit
                                STD_LOGIC;
             SelHighByte : in
                                STD_LOGIC;
73
             ByteInput : in
                                STD_LOGIC_VECTOR (7 downto 0);
             SelRi
                                STD_LOGIC_VECTOR (1 downto 0);
                                                                 -- Select the address
75
                         : in
                 register
                                STD_LOGIC_VECTOR (1 downto 0);
             SelRo
                                                                  -- Select the address
                        : in
                register
             R.i
                        : in
                                STD_LOGIC_VECTOR (15 downto 0); -- The input
             Ro
                         : out STD_LOGIC_VECTOR (15 downto 0)); -- The output
79
     END component;
     component cu IS
                       : in STD_LOGIC;
                                                              -- '0' for reset
     Port (reset
81
                                                              -- clock
           clock
                       : in STD LOGIC:
83
                       : out STD_LOGIC_VECTOR (3 downto 0); -- Function
           alu f
                                                              -- Carry in to ALU
           alu_Cin
                       : out STD_LOGIC;
           -- General Purpose Registers
87
                      : out STD_LOGIC;
                                                              -- select the input path (0
           gpr_InSel
               - cu, 1 - ALU)
           gpr_en
                      : out STD_LOGIC;
                                                              -- enable write to GPR
89
           gpr_SelRx
                       : out STD_LOGIC_VECTOR (2 downto 0);
                                                             -- select GPR output x
                       : out STD_LOGIC_VECTOR (2 downto 0);
                                                             -- select GPR output y
91
           gpr_SelRy
           gpr_SelRi
                      : out STD_LOGIC_VECTOR (2 downto 0);
                                                             -- select GPR input
           gpr_Ri
                       : out STD_LOGIC_VECTOR (7 downto 0);
                                                             -- input to GPR
93
                                                             -- output Rx from GPR
           gpr_Rx
                       : in STD_LOGIC_VECTOR (7 downto 0);
                         : in STD_LOGIC_VECTOR (7 downto 0); -- output Ry from GPR ,
           --gpr_Ry
              not used
           -- Status Register
           sr_en : out STD_LOGIC;
                                                              -- enable write to SR
                                                              -- reset SR
           sr_reset
                       : out STD_LOGIC;
                                                             -- output from SR
                      : in STD_LOGIC_VECTOR (15 downto 0);
           sr_Ro
101
           -- control unit doesnt write to SR, the ALU does
           -- Program Counter
103
                     : out STD_LOGIC;
           pc_en
                                                              -- enable write to PC
                                                              -- reset PC
105
           pc_reset
                       : out STD_LOGIC;
                       : out STD_LOGIC_VECTOR (15 downto 0); -- input to PC
           pc_Ri
                       : in STD_LOGIC_VECTOR (15 downto 0); -- output from PC
107
           pc_Ro
           -- Address Registers
109
                      : out STD_LOGIC;
                                                              -- enable write to AR
           ar en
                      : out STD_LOGIC_VECTOR (1 downto 0);
: out STD_LOGIC_VECTOR (1 downto 0);
           ar_SelRi
                                                             -- select AR in
111
                                                             -- select AR out
           ar SelRo
                      : out STD_LOGIC_VECTOR (15 downto 0); -- input to AR
           ar_Ri
113
           ar_Ro
                       : in STD_LOGIC_VECTOR (15 downto 0); -- output from AR
           ar_sel8Bit : out STD_LOGIC;
                                                              -- only write half the AR
           ar_selHByte : out STD_LOGIC;
                                                              -- high or low half of the
               AR to write
           ar_ByteIn : out STD_LOGIC_VECTOR (7 downto 0); -- 8 bit input to write
               half of AR
119
           -- Instruction memory
           inst_add : out STD_LOGIC_VECTOR (11 downto 0); -- Instruction address
                       : in STD_LOGIC_VECTOR (15 downto 0); -- Instruction data
           inst_data
121
                                                              -- Request
           inst_req
                       : out STD_LOGIC;
                                                              -- Instruction obtained
                       : in STD_LOGIC;
123
           inst_ack
                       : out STD_LOGIC_VECTOR (15 downto 0); -- Data address
125
           data_add
                       : inout STD_LOGIC_VECTOR (7 downto 0); -- Data
           data_data
           data_read
                      : out STD_LOGIC;
                                                              -- 1 for read, 0 for write
                       : out STD_LOGIC;
                                                              -- Request
           data_req
                                                              -- Data written to/ read
           data ack
                       : in STD_LOGIC
129
              from
131
           );
```

```
END component;
     component gpr is
133
       Port (clk
                      : in
                              STD_LOGIC;
             enable
                     : in
                              STD_LOGIC;
135
             SelRx
                              STD_LOGIC_VECTOR (2 downto 0); -- The Rx output selection
                      : in
                 value
             SelRy : in
                              STD_LOGIC_VECTOR (2 downto 0); -- The Ry output selection
137
                 value
              SelRi
                      : in
                              STD_LOGIC_VECTOR (2 downto 0); -- The Ri input selection
                 value
              SelIn : in
                              STD_LOGIC; -- Select where the input should be from the CU
139
                  or CDB
                              STD_LOGIC_VECTOR (7 downto 0); -- Input from the Control
             RiCII
                      : in
                 Unit
             RiCDB
                              STD_LOGIC_VECTOR (7 downto 0); -- Input from the Common
                      : in
141
                 Data Bus
                             STD_LOGIC_VECTOR (7 downto 0); -- The Rx output
                  : out
                      : out STD_LOGIC_VECTOR (7 downto 0)); -- The Ry output
             Ry
143
     END component;
     component sr is
145
                       : in STD_LOGIC;
       Port (clk
             enable
                      : in
                            STD_LOGIC;
                      : in STD_LOGIC;
             reset
             Ri
                       : in STD_LOGIC_VECTOR (15 downto 0); -- The input to the SR
149
                       : out STD_LOGIC_VECTOR (15 downto 0)); -- The output from SR
     END component;
151
     component pc is
       Port (clk
                       : in STD_LOGIC;
153
                       : in STD_LOGIC;
             enable
                      : in STD_LOGIC;
             reset
                       : in STD_LOGIC_VECTOR (15 downto 0); -- The input to the SR : out STD_LOGIC_VECTOR (15 downto 0)); -- The output from SR
             Ri
             Ro
157
     END component;
                      : std_logic;
     signal alu_Cin
159
                       : std_logic_vector(3 downto 0);
     signal alu_f
                       : std_logic_vector(7 downto 0);
     signal alu_rx
161
     signal alu_ry
                       : std_logic_vector(7 downto 0);
163
     signal sr_reset
                      : std_logic;
165
     signal sr_enable : std_logic;
     signal sr_Ro
                        : std_logic_vector(15 downto 0);
                        : std_logic_vector(15 downto 0);
     signal sr_input
167
     signal ar_enable
                        : STD_LOGIC;
                                                             -- enable write to AR
169
                         : STD_LOGIC_VECTOR (1 downto 0); -- select AR in
     signal ar_SelRi
                       : STD_LOGIC_VECTOR (1 downto 0); -- select AR out
     signal ar_SelRo
171
     signal ar_Ri
                        : STD_LOGIC_VECTOR (15 downto 0); -- input to AR
                         : STD_LOGIC_VECTOR (15 downto 0); -- output from AR
173
     signal ar_Ro
     signal ar_sel8Bit : STD_LOGIC;
                                                             -- only write half the AR
     signal ar_selHByte : STD_LOGIC;
                                                             -- high or low half of the AR
175
         to write
     signal ar_ByteIn : STD_LOGIC_VECTOR (7 downto 0); -- 8 bit input to write half
         of AR
177
                        : std_logic;
     signal pc_reset
179
     signal pc_enable : std_logic;
                       : std_logic_vector(15 downto 0);
     signal pc_Ri
     signal pc_Ro
                        : std_logic_vector(15 downto 0);
181
183
     signal gpr_InSel : std_logic;
     signal gpr_enable : std_logic;
     signal gpr_SelRx : std_logic_vector(2 downto 0);
     signal gpr_SelRy : std_logic_vector(2 downto 0);
signal gpr_SelRi : std_logic_vector(2 downto 0);
187
     signal gpr_RiCU
                       : std_logic_vector(7 downto 0);
     signal gpr_RiCDB : std_logic_vector(7 downto 0);
189
   begin
191
     a: alu port map(
193
               f
                    => alu_f,
                   => alu_rx,
               rx
                    => alu_ry,
195
               ry
                    => gpr_RiCDB,
```

```
Cin => alu_Cin,
197
                      => sr_input
                sr
199
                );
      c: cu port map(
201
                 reset
                            => reset, -- '0' for reset
203
                 clock
                            => clk, -- clock
205
                 alu f
                            => alu_f,-- Function
                            => alu_Cin, -- Carry into the ALU
                 alu_Cin
207
                 -- General Purpose Registers
                 gpr_InSel => gpr_InSel, -- select the input path (0 - cu, 1 - ALU)
209
                          => gpr_enable, -- enable write to GPR
                 gpr_en
                 gpr_SelRx => gpr_SelRx,-- select GPR output x
211
                 gpr_SelRy => gpr_SelRy, -- select GPR output y
                 gpr_SelRi => gpr_SelRi, -- select GPR input
213
                            => gpr_RiCU, -- input to GPR
=> alu_rx, -- Rx from GPR
                 gpr_Ri
215
                 gpr_Rx
                 --gpr_Ry
                              => alu_ry, -- Ry from GPR
217
                 -- Status Register
                 sr_en => sr_enable, -- enable write to SR
219
                 sr_reset => sr_reset, -- reset SR
                 sr_Ro
                           => sr_Ro, -- output from SR
                 -- control unit doesnt write to SR, the ALU does
223
                 -- Program Counter
                         => pc_enable, -- enable write to PC
225
                 pc_en
                 pc_reset => pc_reset, -- reset PC
                         => pc_Ri, -- input to PC
=> pc_Ro, -- output from PC
227
                 pc_Ri
                 pc_Ro
                 -- Address Registers
                                                -- enable write to AR
231
                 ar en
                              => ar_enable,
                              => ar_SelRi,
                                                -- select AR in
                 ar_SelRi
                 ar_SelRo
                              => ar_SelRo,
                                                -- select AR out
233
                 ar_sel8Bit => ar_sel8Bit,
235
                 ar_selHByte => ar_selHByte,
                 ar_ByteIn => ar_ByteIn,
                              => ar_Ri,
                 ar_Ri
                                                -- input to AR
                              => ar_Ro,
                                                -- output from AR
                 ar_Ro
239
                 -- Instruction memory
                 inst_add => inst_add ,-- Instruction address
241
                 inst_data => inst_data,-- Instruction data
                 inst_req => inst_req ,-- Request
inst_ack => inst_ack ,-- Instruction obtained
243
                 data_add => data_add ,-- Data address
data_data => data_line ,-- Data
247
                 data_read => data_read, -- 1 for read, 0 for write
                 data_req => data_req ,-- Request
data_ack => data_ack -- Data written to/ read from
249
              );
251
      address : ar port map(
                 clk
                              => clk,
                              => ar_enable,
                 enable
                              => ar_Sel8Bit,
255
                 Sel8Bit
                 SelHighByte => ar_selHByte,
                 ByteInput => ar_ByteIn,
257
                 SelRi
                              => ar_SelRi,
                 SelRo
                              => ar_SelRo,
259
                              => ar_Ri,
                 Ri
                              => ar_Ro
                 Ro
              );
263 g : gpr port map(
                 clk
                         => clk,
                 enable => gpr_enable,
265
                 SelRx => gpr_SelRx,
                 SelRy => gpr_SelRy,
267
                 SelRi => gpr_SelRi,
SelIn => gpr_InSel,
269
```

```
RiCU => gpr_RiCU,
                RiCDB => gpr_RiCDB,
271
                Rx
                       => alu_rx,
                       => alu_ry
               Rу
273
              );
275 s : sr port map(
                clk
                       => clk,
277
                enable => sr_enable,
                reset => sr_reset,
                       => sr_input,
279
                Ri
                Ro
                       => sr_Ro
                );
281
   programcounter: pc port map(
                clk
                        => clk,
                enable => pc_enable,
285
                reset
                        => pc_reset,
                        => pc_Ri,
               R.o
                        => pc_Ro
287
              ):
289 end cpu_arch;
```

Listing 22: processor/cu.vhd

```
-- Company:
3 -- Engineer:
5 -- Create Date: 18:59:20 09/18/2010
  -- Design Name:
 7 -- Module Name: cu - Behavioral
  -- Project Name:
9 -- Target Devices:
  -- Tool versions:
11 -- Description: The control unit
13 -- Dependencies:
15 -- Revision:
  -- Revision 0.01 - File Created
17 -- Additional Comments:
19 -----
  library IEEE;
21 use IEEE.STD_LOGIC_1164.ALL;
  use IEEE.NUMERIC_STD.ALL;
23 use ieee.std_logic_arith.all;
  --use ieee.std_logic_unsigned.all;
25
27 library work;
  --use work.fulladder;
29 --use work.cpu.ALL;
31 -- Uncomment the following library declaration if using
   -- arithmetic functions with Signed or Unsigned values
33 --use IEEE.NUMERIC_STD.ALL;
35 -- Uncomment the following library declaration if instantiating
  -- any Xilinx primitives in this code.
37 -- library UNISIM;
  --use UNISIM. VComponents.all;
  entity cu is
                                                            -- '0' for reset
41
   Port (reset
                      : in STD_LOGIC;
          clock
                      : in STD_LOGIC;
                                                            -- clock
43
                     : out STD_LOGIC_VECTOR (3 downto 0); -- Function
          alu f
                      : out STD_LOGIC;
                                                            -- Carry in to ALU
45
          alu_Cin
47
          -- General Purpose Registers
          -- select the input path (0
```

```
: out STD_LOGIC;
           gpr_en
                                                              -- enable write to GPR
           gpr_SelRx : out STD_LOGIC_VECTOR (2 downto 0); -- select GPR output x
           gpr_SelRy
                       : out STD_LOGIC_VECTOR (2 downto 0);
                                                              -- select GPR output y
                      : out STD_LOGIC_VECTOR (2 downto 0);
                                                              -- select GPR input
           gpr_SelRi
                       : out STD_LOGIC_VECTOR (7 downto 0);
                                                              -- input to GPR
53
           gpr_Ri
                                                             -- output Rx from GPR
                       : in STD_LOGIC_VECTOR (7 downto 0);
           gpr_Rx
                       : in STD_LOGIC_VECTOR (7 downto 0); -- output Ry from GPR ,
           --gpr_Ry
55
              not used
           -- Status Register
57
                     : out STD_LOGIC;
                                                               -- enable write to SR
           sr_en
                       : out STD_LOGIC;
                                                               -- reset SR
           sr_reset
59
                                                              -- output from SR
                      : in STD_LOGIC_VECTOR (15 downto 0);
           sr_Ro
           -- control unit doesnt write to SR, the ALU does
63
           -- Program Counter
           pc_en : out STD_LOGIC;
                                                               -- enable write to PC
                       pc_reset
65
           pc_Ri
                      : in STD_LOGIC_VECTOR (15 downto 0); -- output from PC
67
           pc_Ro
           -- Address Registers
           ar_en : out STD_LOGIC;
                                                              -- enable write to AR
           ar_SelRi
                      : out STD_LOGIC_VECTOR (1 downto 0); -- select AR in
71
                      : out STD_LOGIC_VECTOR (1 downto 0); -- select AR out : out STD_LOGIC_VECTOR (15 downto 0); -- input to AR
           ar SelRo
           ar Ri
73
           ar_Ro : in STD_LOGIC_VECTOR (15 downto 0); -- output from AR ar_sel8Bit : out STD_LOGIC; -- only write half
                                                              -- only write half the AR
75
           ar_selHByte : out STD_LOGIC;
                                                              -- high or low half of the
              AR to write
           ar_ByteIn : out STD_LOGIC_VECTOR (7 downto 0); -- 8 bit input to write
77
              half of AR
           -- Instruction memory
79
           inst_add : out STD_LOGIC_VECTOR (11 downto 0); -- Instruction address
                       : in STD_LOGIC_VECTOR (15 downto 0); -- Instruction data
           inst_data
81
           inst_req : out STD_LOGIC;
inst_ack : in STD_LOGIC;
                                                              -- Request
                                                              -- Instruction obtained
                       : out STD_LOGIC_VECTOR (15 downto 0); -- Data address
85
           data\_add
           data data
                       : inout STD_LOGIC_VECTOR (7 downto 0); -- Data
                      : out STD_LOGIC;
                                                              -- 1 for read, 0 for write
           data read
87
                     : out STD_LOGIC;
                                                              -- Request
           data_req
                       : in STD_LOGIC
                                                              -- Data written to/ read
           data_ack
89
               from
          );
91
  end cu;
95 architecture Behavioral of cu is
     component fulladder16 IS
     Port (A : in STD_LOGIC_VECTOR(15 downto 0);
97
                       STD_LOGIC_VECTOR(15 downto 0);
           В
                : in
           Cin : in STD_LOGIC;
99
           Sum : out STD_LOGIC_VECTOR(15 downto 0);
Cout : out STD_LOGIC
           ):
     end component;
103
     type states is (reset_state, fetch, decode, execute);
105
     signal state : states := reset_state;
     signal next_state : states := reset_state;
107
     signal opcode
                      : std_logic_vector(15 downto 0); -- unprocessed instruction
     -- Decoded data
111
     signal rx : std_logic_vector(2 downto 0);
     signal ry : std_logic_vector(2 downto 0);
113
     signal ay : std_logic_vector(1 downto 0);
115
     -- Indicates what needs to be executed
    signal write_gpr : std_logic;
```

```
signal write_sr
                         : std_logic;
                       : std_logic;
: std_logic:
119
     signal write_pc
     signal write_ar
                           : std_logic;
     signal write_memory : std_logic;
121
     -- full adders
     signal A16
                            : std_logic_vector(15 downto 0);
125
     signal
               B16
                            : std_logic_vector(15 downto 0);
     signal
               AdderCin16
                           : std_logic;
                            : std_logic_vector(15 downto 0);
127
     signal
               Sum16
     signal
               AdderCout16 : std_logic;
129
     signal v : STD_LOGIC_VECTOR(7 downto 0); -- 8-bit immediate
131
133 BEGIN
     Adder16: fulladder16 port map(A16, B16, AdderCin16, Sum16, AdderCout16);
135
     -- Process instruction
137
     -- Assumes all instructions are valid
     process(clock, state, opcode, gpr_Rx, sr_Ro, pc_Ro, ar_Ro, inst_data, inst_ack,
         data_data, data_ack,
              rx, ry, ay, v, write_gpr, write_sr, write_pc, write_ar, write_memory)
139
     BEGIN
141
       if rising_edge(clock) then
          case state is
143
            when reset_state =>
              sr_reset <= '0';</pre>
              pc_reset <= '0':
145
              next_state <= fetch;</pre>
147
            when fetch =>
             sr_reset <= '1';</pre>
              pc_reset <= '1';</pre>
151
              gpr_en <= '0';
              sr_en <= '0';
153
              pc_en <= '0';
              ar_en <= '0';
155
              write_gpr <= '0';</pre>
              write_sr <= '0';
              write_pc <= '0';
159
              write_ar <= '0';
              write_memory <= '0';</pre>
161
              inst_add <= pc_Ro(11 downto 0);</pre>
163
              if inst_ack = '0' then
                inst_req <= '1';
              else
                opcode <= inst_data;</pre>
167
                inst_req <= '0';
169
                -- increment program counter
                AdderCin16 <= '1';
171
                A16 <= PC_Ro;
                B16 <= "0000000000000000";
                pc_Ri <= Sum16;</pre>
                pc_en <= '1';
175
                next_state <= decode;</pre>
177
              end if;
            when decode =>
179
              pc_en <= '0';
              if opcode(15) = '0' and opcode(10) = '0' and not opcode(14 downto 11) =
183
                   "0010" then
                ry <= opcode(7 downto 5);</pre>
185
                rx <= opcode(2 downto 0);
187
                gpr_SelRy <= ry;</pre>
```

```
gpr_SelRx <= rx;</pre>
189
                 gpr_SelRi <= ry;</pre>
                 gpr_InSel <= '1';</pre>
191
                 alu_f <= opcode(14 downto 11);</pre>
                 alu_Cin <= sr_Ro(1); -- Carry</pre>
193
                 if not opcode(14 downto 11) = "0110" then -- CMP doesnt write to gpr, all
195
                       others do
                   write_gpr <= '1';</pre>
                 end if:
197
                 write_sr <= '1';
199
                 next_state <= execute;</pre>
               -- Branching
               elsif opcode(11 downto 10) = "11" then
203
                 v <= "00000000"; -- initialise v
205
                 if opcode(15) = '1' then
207
                   case opcode(14 downto 12) is
209
                     when "000" => -- BEQ
                        if sr_Ro(0) = '1' then -- Z=1
211
                          v <= opcode(9 downto 2);</pre>
                        end if;
                      when "001" => -- BNE
213
                        if sr_{Ro}(0) = '0' then -- Z=0
                         v <= opcode(9 downto 2);</pre>
215
                        end if;
                      when "010" => -- BLT
217
                        if sr_Ro(0) = '0' and sr_Ro(2) = '1' then -- Z=0 and N=1
219
                          v <= opcode(9 downto 2);</pre>
                        end if;
                      when "011" => -- BGT
221
                        if sr_Ro(0) = '0' and sr_Ro(2) = '0' then -- Z=0 and N=0
                         v <= opcode(9 downto 2);</pre>
223
                        end if;
                      when "100" => -- BC
225
                        if sr_Ro(1) = '1' then -- C=1
                          v <= opcode(9 downto 2);</pre>
227
                        end if;
                      when "101" => -- BNC
229
                        if sr_Ro(1) = '0' then -- C=0
                         v <= opcode(9 downto 2);</pre>
231
                        end if;
                      when "110" => -- RJMP
233
                        v <= opcode(9 downto 2);</pre>
235
                      when others =>
                       v <= "00000000";
237
                   end case;
239
                   -- PC <- PC + v
                   AdderCin16 <= '0';
                   A16 <= PC_Ro;
                   B16 <= "0000000" & v;
243
                   pc_Ri <= Sum16;</pre>
245
                 elsif opcode(15 downto 12) = "0111" then -- JMP
                   ay <= opcode(6 downto 5);</pre>
247
                   -- PC <- ay
249
                   ar_SelRo <= ay;
                   pc_Ri <= ar_Ro;</pre>
251
                   -- should not reach here
253
                   pc_Ri <= pc_Ro; -- no change</pre>
255
                 end if;
257
                 write_pc <= '1';</pre>
                 next_state <= execute;</pre>
259
```

```
-- Addressing
261
              else
                gpr_Insel <= '0';</pre>
263
                 case opcode(12 downto 10) is
265
                   when "001" => -- Load
267
                     if opcode(15) = '1' then -- immediate
269
                       rx <= '0' & opcode(1 downto 0);
                       v <= opcode(9 downto 2);</pre>
271
                        -- rx <- v
                       gpr_SelRi <= rx;</pre>
273
                       gpr_Ri <= v;</pre>
                        write_gpr <= '1';</pre>
275
                       next_state <= execute;</pre>
                                                   -- direct
                     else
                       rx <= opcode(2 downto 0);</pre>
                       ay <= opcode(6 downto 5);
279
                       -- rx <- [ay]
281
                        gpr_SelRi <= rx;</pre>
                        ar_selRo <= ay;</pre>
283
                        data_add <= ar_Ro;</pre>
                        data_read <= '1';</pre>
                       if data_ack = '0' then -- request data
                          data_req <= '1';
287
                        else
                                                   -- data obtained
                          gpr_Ri <= data_data;</pre>
289
                          data_req <= '0';
                          write_gpr <= '1';
291
                          case opcode(14 downto 13) is
                            when "01" =>
                                                      -- auto increment
                              AdderCin16 <= '1';
295
                              A16 <= ar_Ro;
                              B16 <= "0000000000000000";
297
                              ar_selRi <= ay;
                              ar_sel8bit <= '0';
299
                              ar_Ri <= Sum16;
                              write_ar <= '1';
                            when "10" =>
                                                       -- auto decrement
                              AdderCin16 <= '0';
303
                              A16 <= ar_Ro;
                              B16 <= "1111111111111111";
305
                              ar_selRi <= ay;
                              ar_sel8bit <= '0';
307
                              ar_Ri <= Sum16;
                              write_ar <= '1';
                            when others =>
                              -- do nothing
311
                          end case;
                          next_state <= execute;</pre>
313
                        end if;
                     end if;
315
                   when "101" => -- Store
                     if opcode(15) = '1' then -- immediate
                       ay <= opcode(1 downto 0);</pre>
319
                        v <= opcode(9 downto 2);
321
                        -- [ay] <- v
                        ar_selRo <= ay;
323
                        data_add <= ar_Ro;</pre>
                        data_read <= '0';</pre>
                       data_data <= v;
                       write_memory <= '1';</pre>
327
                       next_state <= execute;</pre>
                                                   -- direct
329
                     else
                       rx <= opcode(2 downto 0);</pre>
                       ay <= opcode(6 downto 5);</pre>
331
333
                       -- [ay] <- rx
```

```
gpr_selRx <= rx;</pre>
                        ar_selRo <= ay;
335
                        data_add <= ar_Ro;</pre>
                        data_read <= '0';</pre>
337
                        data_data <= gpr_Rx;
write_memory <= '1';</pre>
339
341
                        case opcode(14 downto 13) is
                          when "01" =>
                                                     -- auto increment
                            AdderCin16 <= '1';
343
                             A16 <= ar_Ro;
                             B16 <= "000000000000000";
345
                             ar_selRi <= ay;
                             ar_sel8bit <= ',0';
347
                             ar_Ri <= Sum16;
                             write_ar <= '1';
349
                           when "10" =>
                                                      -- auto decrement
                             AdderCin16 <= '0';
351
                             A16 <= ar_Ro;
                             B16 <= "111111111111111";
353
                             ar_selRi <= ay;
                             ar_sel8bit <= ',0';
355
                             ar_Ri <= Sum16;
357
                             write_ar <= '1';
                           when others =>
                             -- do nothing
359
                        end case;
                        next_state <= execute;</pre>
361
                      end if:
                    when "100" => -- Move
                      if opcode(9) = '1' then
365
                        rx <= opcode(2 downto 0);</pre>
                        ay <= opcode(6 downto 5);</pre>
367
                        -- ayn <- rx
369
                        gpr_selRx <= rx;
ar_selRi <= ay;</pre>
371
                        ar_sel8bit <= '1';
373
                        ar_ByteIn <= gpr_Rx;
                        if opcode(8) = '1' then
                                                         -- high
375
                          ar_selHByte <= '1';
                                                         -- low
377
                        else
                          ar_selHByte <= '0';
379
                        end if;
                        write_ar <= '1';
381
                        next_state <= execute;</pre>
383
                      elsif opcode(4) = '1' then
                        rx <= opcode(7 downto 5);</pre>
385
                        ay <= opcode(1 downto 0);</pre>
387
                         -- rx <- ayn
                        gpr_selRi <= rx;</pre>
389
                         ar_selRo <= ay;
391
                        if opcode(3) = '1' then
                                                       -- high
                          gpr_Ri <= ar_Ro(15 downto 8);</pre>
393
                         else
                          gpr_Ri <= ar_Ro(7 downto 0);</pre>
395
                        end if;
397
                        write_gpr <= '1';</pre>
                        next_state <= execute;</pre>
399
                        rx <= opcode(2 downto 0);</pre>
                        ry <= opcode(7 downto 5);</pre>
403
                        -- ry <- rx
405
                        gpr_SelRx <= rx;</pre>
```

```
gpr_SelRi <= ry;</pre>
407
                        gpr_Ri <= gpr_Rx;</pre>
409
                        write_gpr <= '1';
                        next_state <= execute;</pre>
411
                      end if;
413
415
                   when others =>
417
                      -- should not reach here
                 end case:
419
               end if;
421
             when execute =>
              gpr_en <= write_gpr;</pre>
               sr_en <= write_sr;</pre>
425
              pc_en <= write_pc;</pre>
               ar_en <= write_ar;
427
               if write_memory = '1' then
                if data_ack = '0' then -- request write
429
                   data_req <= '1';
                 else
                                            -- data written
                   data_req <= '0';
                   next_state <= fetch;</pre>
433
                 end if;
               else
435
                next_state <= fetch;</pre>
               end if;
437
             when others =>
               -- shouldnt reach here
              next_state <= reset_state;</pre>
441
          end case;
       end if;
443
      end process;
445
      process(clock, reset, next_state)
      if reset = '0' then
449
         state <= reset_state;</pre>
        elsif rising_edge(clock) then
         state <= next_state;</pre>
451
       end if;
     end process;
453
455 end Behavioral;
```

Listing 23: processor/fulladder.vhd

```
2 -- Company:
   -- Engineer:
4 --
  -- Create Date: 18:59:20 09/18/2010
6 -- Design Name:
  -- Module Name: fulladder - Behavioral
8 -- Project Name:
  -- Target Devices:
10 -- Tool versions:
  -- Description:
12 --
  -- Dependencies:
  -- Revision:
16 -- Revision 0.01 - File Created
  -- Additional Comments:
20 library IEEE;
```

```
use IEEE.STD_LOGIC_1164.ALL;
22
   entity fulladder is
    Port (Ax : in
                          STD_LOGIC;
                          STD_LOGIC;
                : in : in
            В×
            Ci
                          STD_LOGIC;
            Sx : out STD_LOGIC;
28
            Co
                : out STD_LOGIC
            );
30 end fulladder:
   architecture arch_fulladder of fulladder is
34 BEGIN
     process(Ax, Bx, Ci)
     BEGIN
       Sx <= (Ax XOR Bx) XOR Ci;
       Co <= (Ax and Bx) or (Ax and Ci) OR (Bx AND Ci);
     end process;
40 end arch_fulladder;
44 library IEEE;
   use IEEE.STD_LOGIC_1164.ALL;
   entity fulladder8 is
    Port (A : in
                         STD_LOGIC_VECTOR( 7 downto 0);
                          STD_LOGIC_VECTOR( 7 downto 0);
                  : in
            В
            Cin : in
                          STD_LOGIC;
            Sum : out STD_LOGIC_VECTOR( 7 downto 0);
Cout : out STD_LOGIC
            ):
54 end fulladder8:
56 architecture arch_fulladder8 of fulladder8 is
     {\tt component fulladder\ IS}
     Port (Ax : in STD_LOGIC;
    Bx : in STD_LOGIC;
            Ci : in
                          STD_LOGIC;
60
                : in STD_LOGIC;
: out STD_LOGIC;
: out STD_LOGIC
            Sx
           Co
62
           );
     end component;
     signal Carry
                     : std_logic_vector(8 downto 0);
66 BEGIN
     Carry(0) <= Cin;</pre>
68
       FAO: fulladder PORT MAP(A(0), B(0), Carry(0), Sum(0), Carry(1));
       FA1: fulladder PORT MAP(A(1), B(1), Carry(1), Sum(1), Carry(2));
FA2: fulladder PORT MAP(A(2), B(2), Carry(2), Sum(2), Carry(3));
70
       FA3: fulladder PORT MAP(A(3), B(3), Carry(3), Sum(3), Carry(4));
       FA4: fulladder PORT MAP(A(4), B(4), Carry(4), Sum(4), Carry(5));
FA5: fulladder PORT MAP(A(5), B(5), Carry(5), Sum(5), Carry(6));
       FA6: fulladder PORT MAP(A(6), B(6), Carry(6), Sum(6), Carry(7));
       FA7: fulladder PORT MAP(A(7), B(7), Carry(7), Sum(7), Carry(8));
76
    Cout <= Carry(8);
   end arch_fulladder8;
   library IEEE;
84 use IEEE.STD_LOGIC_1164.ALL;
86 entity fulladder16 is
                         STD_LOGIC_VECTOR( 15 downto 0);
     Port (A : in
                 : in
                          STD_LOGIC_VECTOR( 15 downto 0);
                          STD_LOGIC;
            Cin : in STD_LOGIC;
Sum : out STD_LOGIC_VECTOR( 15 downto 0);
90
            Cout : out STD_LOGIC
            );
  end fulladder16;
```

```
architecture arch_fulladder16 of fulladder16 is
       component fulladder IS
                    : in
                               STD_LOGIC;
       Port (Ax
                               STD_LOGIC;
98
              Вx
                    : in
               Ci
                     : in
                               STD_LOGIC;
               Sx
                    : out
                               STD_LOGIC;
100
               Co
                    : out STD_LOGIC
              );
102
       end component;
       signal Carry : std_logic_vector(16 downto 0);
    BEGIN
       Carry(0) <= Cin;</pre>
106
         FAO: fulladder PORT MAP(A(0), B(0), Carry(0), Sum(0), Carry(1));
FA1: fulladder PORT MAP(A(1), B(1), Carry(1), Sum(1), Carry(2));
108
                fulladder PORT MAP(A(2), B(2), Carry(2), Sum(2), Carry(3));
110
                fulladder PORT MAP(A(3), B(3), Carry(3), Sum(3), Carry(4));
fulladder PORT MAP(A(4), B(4), Carry(4), Sum(4), Carry(5));
         FA3:
         FA4:
112
         FA5: fulladder PORT MAP(A(5), B(5), Carry(5), Sum(5), Carry(6));
         FA6: fulladder PORT MAP(A(6), B(6), Carry(6), Sum(6), Carry(7));
FA7: fulladder PORT MAP(A(7), B(7), Carry(7), Sum(7), Carry(8));
114
         FA8: fulladder PORT MAP(A(8), B(8), Carry(8), Sum(8), Carry(9));
116
         FA9: fulladder PORT MAP(A(9), B(9), Carry(9), Sum(9), Carry(10));
         FA10: fulladder PORT MAP(A(10), B(10), Carry(10), Sum(10), Carry(11));
         FA11: \  \, full adder \  \, {\tt PORT \  \, MAP(A(11), B(11), Carry(11), Sum(11), Carry(12));}
         FA12: fulladder PORT MAP(A(12), B(12), Carry(12), Sum(12), Carry(13));
FA13: fulladder PORT MAP(A(13), B(13), Carry(13), Sum(13), Carry(14));
FA14: fulladder PORT MAP(A(14), B(14), Carry(14), Sum(14), Carry(15));
120
122
         FA15: fulladder PORT MAP(A(15), B(15), Carry(15), Sum(15), Carry(16));
124
       Cout <= Carry(16);</pre>
126 end arch_fulladder16;
```

Listing 24: processor/fulladder_tb.vhd

```
library IEEE;
2 use IEEE.STD_LOGIC_1164.ALL;
4 -- A testbench has no ports.
  entity fulladder8_tb is
   end fulladder8_tb;
8 architecture behav of fulladder8_tb is
    -- Declaration of the component that will be instantiated.
    component fulladder8
                      STD_LOGIC_VECTOR( 7 downto 0);
    Port (A
              : in
          B : in Cin : in
                      STD_LOGIC_VECTOR( 7 downto 0);
12
          В
                      STD_LOGIC;
          Sum : out
                      STD_LOGIC_VECTOR( 7 downto 0);
14
          Cout : out STD_LOGIC
          );
16
    end component;
    -- Specifies which entity is bound with the component.
    for fulladder8_0: fulladder8 use entity work.fulladder8;
                       : STD_LOGIC_VECTOR (7 downto 0);
20
      signal A,B,Sum
      signal Cin,Cout
                       : STD_LOGIC;
22
    begin
      -- Component instantiation.
      fulladder8_0: fulladder8 port map (A => A, B => B, Cin => Cin, Sum => Sum, Cout
          => Cout);
      -- This process does the real job.
26
      process
      type pattern_type is record
           : STD_LOGIC_VECTOR( 7 downto 0);
        Α
             : STD_LOGIC_VECTOR( 7 downto 0);
        R
30
        Cin
                STD_LOGIC;
        Sum : STD_LOGIC_VECTOR( 7 downto 0);
32
        Cout : STD_LOGIC;
     end record;
    -- The patterns to apply.
```

```
type pattern_array is array (natural range <>) of pattern_type;
       constant patterns : pattern_array :=
                                                                           Cout
38
       -- A
                          В
                                            Cin Sum
       -- A B Cin Sum Cout

(("00000000", "00000000", '0', "00000000", '0'), --AND tests - 1ns

("11111111", "111111111", '1', "11111111", '1'), --AND tests

("00000000", "00000000", '1', "00000001", '0'), --AND tests

("00000000", "111111111", '0', "11111111", '0'), --AND tests

("11111111", "00000000", '0', "111111111", '0'), --AND tests

("11111111", "00000000", '1', "00000000", '1'), --AND tests

("10101010", "01010101", '0', "111111111", '0'), --AND tests

("101111111", "11111111", '0', "11111111", '1') --AND tests
40
42
44
46
      );
48
    begin
        -- Check each pattern.
50
       for i in patterns' range loop
          -- Set the inputs.
52
          A <= patterns(i).A;
B <= patterns(i).B;
          Cin <= patterns(i).Cin;</pre>
          -- Wait for the results.
56
          wait for 1 ns;
           -- Check the outputs.
58
          assert Sum = patterns(i).Sum
          report "The sum check failed" severity error;
60
          assert Cout = patterns(i).Cout
          report "The carry out is wrong" severity error;
62
       end loop;
       assert false report "end of test" severity note;
64
       -- Wait forever; this will finish the simulation.
      wait;
    end process;
68 end behav;
```

Listing 25: processor/gpr.vhd

```
-- Company:
3 -- Engineer:
 5 -- Create Date: 18:59:20 09/18/2010
  -- Design Name:
 7 -- Module Name: GPR - gpr_arch
  -- Project Name:
 9 -- Target Devices:
  -- Tool versions:
11 -- Description:
13 -- Dependencies:
15 -- Revision:
  -- Revision 0.01 - File Created
17 -- Additional Comments:
19 -----
  library IEEE;
21 use IEEE.STD_LOGIC_1164.ALL;
23 library work;
  use work.reg8;
25
  entity gpr is
                   : in
                          STD_LOGIC;
27
   Port (clk
          enable
                          STD_LOGIC;
                  : in
                          STD_LOGIC_VECTOR (2 downto 0); -- The Rx output selection
          SelRx
                   : in
             value
                          STD_LOGIC_VECTOR (2 downto 0); -- The Ry output selection
          SelRy : in
              value
                          STD_LOGIC_VECTOR (2 downto 0); -- The Ri input selection
          SelRi : in
31
              value
          SelIn : in
                          STD_LOGIC; -- Select where the input should be from the CU
              or CDB
```

```
: in
                               STD_LOGIC_VECTOR (7 downto 0); -- Input from the Control
                 Unit
                               STD_LOGIC_VECTOR (7 downto 0); -- Input from the Common Data
             RiCDB
                       : in
                       : out STD_LOGIC_VECTOR (7 downto 0); -- The Rx output
: out STD_LOGIC_VECTOR (7 downto 0)); -- The Ry output
35
             Rх
                       : out
             Rv
37 end gpr;
   architecture gpr_arch of gpr is
     component reg8 IS
              (I : in std_logic_
clock : in std_logic;
        port(I
                            std_logic_vector(7 downto 0);
43
              enable : in std_logic;
              reset : in std_logic;
Q : out std_logic_vector(7 downto 0)
45
            );
47
      end component;
49
      signal reset: std_logic := '0';
               input: std_logic_VECTOR (7 downto 0);
51
      signal
      signal
               ROE : std_logic; -- Enable signals
     signal R1E : std_logic;
53
      signal
              R2E : std_logic;
               R3E
                    : std_logic;
      signal
55
               R4E
                    : std_logic;
      signal
57
      signal
              R5E : std_logic;
     signal R6E : std_logic;
signal R7E : std_logic;
59
                    : std_logic_VECTOR (7 downto 0);
      signal Q0
                    : std_logic_VECTOR (7 downto 0);
      signal
              Q1
61
                    : std_logic_VECTOR (7 downto 0);
      signal
              Q2
                    : std_logic_VECTOR (7 downto 0);
      signal Q3
                    : std_logic_VECTOR (7 downto 0);
              04
      signal
                    : std_logic_VECTOR (7 downto 0);
      signal
              05
                    : std_logic_VECTOR (7 downto 0);
      signal
               Q6
     signal Q7
                    : std_logic_VECTOR (7 downto 0);
67
   BEGIN
69
        reg_0 : reg8 port map(input, clk, ROE, reset, Q0);
        reg_1 : reg8 port map(input, clk, R1E, reset, Q1);
reg_2 : reg8 port map(input, clk, R2E, reset, Q2);
        reg_3 : reg8 port map(input, clk, R3E, reset, Q3);
        reg_4 : reg8 port map(input, clk, R4E, reset, Q4);
reg_5 : reg8 port map(input, clk, R5E, reset, Q5);
reg_6 : reg8 port map(input, clk, R6E, reset, Q6);
73
75
        reg_7 : reg8 port map(input, clk, R7E, reset, Q7);
77
      -- Select where the input should come from
        SelectInput: process(SelIn, RiCDB, RiCU)
79
        BEGIN
          IF SelIn = '1' THEN
81
               input <= RiCDB;
          ELSE
83
            input <= RiCU;
          END IF;
85
        END process;
87
      -- Set Ri the input
      SetInput: process(clk, enable, SelRi)
89
      BEGIN
        ROE <= '0';
91
        R1E <= '0';
        R2E <= '0';
93
        R3E <= '0';
        R4E <= '0';
        R5E <= '0';
        R6E <= '0';
97
        R7E <= '0';
       IF enable = '1' THEN
99
          case SelRi IS
            WHEN "000" =>
101
              ROE <= '1';
             WHEN "001" =>
```

```
R1E <= '1';
            WHEN "010" =>
105
             R2E <= '1';
            WHEN "011" =>
107
             R3E <= '1';
            WHEN "100" =>
             R4E <= '1';
            WHEN "101" =>
111
             R5E <= '1';
            WHEN "110" =>
113
             R6E <= '1';
            WHEN "111" =>
115
             R7E <= '1';
            WHEN others =>
             NULL; -- None of them are enabled
119
          end case;
      END IF;
     end process;
121
      -- Set the Rx output
123
     WITH SelRx SELECT
     Rx <= Q0 WHEN "000",
           Q1 WHEN "001",
127
           Q2 WHEN "010",
            Q3 WHEN "011",
           Q4 WHEN "100",
129
            Q5 WHEN "101",
            Q6 WHEN "110",
131
           Q7 WHEN others;
    - Set the Ry output
135
    WITH SelRy SELECT
     Ry <= QO WHEN "000",
           Q1 WHEN "001",
137
            Q2 WHEN "010",
           Q3 WHEN "011",
139
           Q4 WHEN "100",
           Q5 WHEN "101",
            Q6 WHEN "110",
143
            Q7 WHEN others;
145 end gpr_arch;
```

Listing 26: processor/gpr_tb.vhd

```
library IEEE;
2 use IEEE.STD_LOGIC_1164.ALL;
4 -- A testbench has no ports.
  entity gpr_tb is
   end gpr_tb;
8 architecture behav of gpr_tb is
    -- Declaration of the component that will be instantiated.
    component gpr
10
                                                            -- Clock
                           : IN std_logic;
    Port(clk
                           : IN std_logic;
                                                            -- Enable input
           (output is always enabled)
        SelRx, SelRy, SelRi : IN std_logic_vector(2 DOWNTO 0); -- Selecti which
           registers to use
        Ri
                           : IN std_logic_vector(7 DOWNTO 0); -- Input
14
                           : OUT std_logic_vector(7 DOWNTO 0)); -- Outputs
        Rx, Ry
    end component;
16
    -- Specifies which entity is bound with the component.
    for gpr_0: gpr use entity work.gpr;
    signal clk, enable
                            : std_logic;
    signal SelRx, SelRy, SelRi : std_logic_vector(2 DOWNTO 0);
    signal Ri, Rx, Ry
                             : std_logic_vector(7 DOWNTO 0);
22 begin
    -- Component instantiation.
```

```
-- Does the clock signal
26
     process
    begin
28
      clk <= '0';
      wait for 5 ns;
      clk <= '1';
32
      wait for 5 ns;
    end process;
34
    -- This process does the real job.
    process
36
    begin
       -- Write to RO
      SelRi <= "000":
40
      Ri <= "00010100";
      enable <= '1';
42
      wait for 20 ns;
44
      -- Read RO from Rx
      SelRx <= "000";
      wait for 20 ns;
48
      assert (Rx = "00010100") report "Read from Rx failed #1" severity error;
      -- Read RO from Ry
50
      SelRy <= "000";
      wait for 20 ns;
52
      assert (Ry = "00010100") report "Read from Ry failed #1" severity error;
       -- Disable write
      enable <= '0';
56
      wait for 20 ns;
58
       -- Change Ri (should not write as it is disabled)
      Ri <= "00101010";
60
      wait for 20 ns;
       assert (Rx = "00010100") report "Wrote to register while disabled #1" severity
62
          error;
       assert (Ry = "00010100") report "Wrote to register while disabled #2" severity
          error:
64
       -- Enable write
      enable <= '1';
66
      wait for 20 ns;
       assert (Rx = "00101010") report "Read from Rx failed #2" severity error;
      assert (Ry = "00101010") report "Read from Ry failed #2" severity error;
70
       -- Write to R2
      SelRi <= "010";
72
      Ri <= "01010001":
      wait for 20 ns;
74
      -- Read R2 from Rx
76
      SelRx <= "010";
      wait for 20 ns;
78
       assert (Rx = "01010001") report "Read from Rx failed #3" severity error;
80
       -- Read R2 from Ry
      SelRy <= "010";
82
      wait for 20 ns;
      assert (Ry = "01010001") report "Read from Ry failed #3" severity error;
84
86
      -- Read RO from Rx again (should not have changed from previous results)
      SelRx <= "000";
      wait for 20 ns;
88
      assert (Rx = "00101010") report "Read from Rx failed #4" severity error;
90
       -- Read RO from Ry again (should not have changed from previous results)
92
      SelRy <= "000";
      wait for 20 ns;
      assert (Ry = "00101010") report "Read from Ry failed #4" severity error;
94
```

```
-- Wait for a long time
       wait for 1 ms;
       assert (Rx = "00101010") report "Read from Rx failed #5" severity error;
       assert (Ry = "00101010") report "Read from Ry failed #5" severity error;
100
       -- Read R2 after a long time
       SelRx <= "010";
102
       SelRy <= "010";
       wait for 1 ms;
       assert (Rx = "01010001") report "Read from Rx failed #6" severity error;
       assert (Ry = "01010001") report "Read from Ry failed #6" severity error;
106
108
       assert false report "End of test" severity note;
       wait; -- wait forever to end the test
110
    end process;
   end behav;
```

Listing 27: processor/reg.vhd

```
2 -- Company:
  -- Engineer:
  -- Create Date:
                    20:08:41 10/11/2010
 6 -- Design Name:
  -- Module Name:
                     register - Behavioral
 8 -- Project Name:
  -- Target Devices:
10 -- Tool versions:
  -- Description:
  -- Dependencies:
   -- Revision:
16 -- Revision 0.01 - File Created
  -- Additional Comments:
20 library ieee;
  use ieee.std_logic_1164.all;
  entity reg8 is
       (I : in std_logic_vector(7 downto 0);
clock : in std_logic;
24 port(I
       enable : in std_logic;
       reset : in STD_LOGIC;
       Q
              : out std_logic_vector(7 downto 0)
      );
30 end reg8;
32 architecture behv of reg8 is
34
    process(I, clock, enable, reset)
    begin
      IF reset = '1' THEN
       Q <= (others => '0');
      ELSIF rising_edge(clock) then
       if enable = '1' then
40
         Q <= I;
        end if;
42
      end if;
    end process;
46
  end behv;
  library ieee;
```

```
52 use ieee.std_logic_1164.all;
54 entity reg16 is
        (I : in std_logic_vector(15 downto 0);
clock : in std_logic;
enable : in std_logic;
reset : in STD_LOGIC;
   port(I
        Q
                : out std_logic_vector(15 downto 0)
60
       );
   end reg16;
62
   architecture behv of reg16 is
64 begin
     process(I, clock, enable, reset)
66
       IF reset = '1' THEN
68
          Q <= (others => '0');
       ELSIF rising_edge(clock) then
70
         if enable = '1' then
           Q <= I;
72
          end if;
       end if;
74
    end process;
78 end behv;
```

Listing 28: processor/spr.vhd

```
2 -- Company:
   -- Engineer:
  -- Create Date: 18:59:20 09/18/2010
6 -- Design Name:
   -- Module Name: sr - sr_arch
 8 -- Project Name:
   -- Target Devices:
10 -- Tool versions:
   -- Description: The Special Purpose Register is 3, 16bit registers. One for the PC,
12 -- another for the SR and the third is the IR.
  -- Dependencies:
14 --
  -- Revision:
16 -- Revision 0.01 - File Created
   -- Additional Comments:
18 --
20 library IEEE;
  use IEEE.STD_LOGIC_1164.ALL;
  library work;
24 use work.reg16;
26 entity sr is
    Port (clk
                     : in STD_LOGIC;
                     : in STD_LOGIC;
: in STD_LOGIC;
           enable
           reset
                     : in STD_LOGIC_VECTOR (15 downto 0); -- The input to the SR : out STD_LOGIC_VECTOR (15 downto 0)); -- The output from SR
           Ro
32 end sr;
34 architecture sr_arch of sr is
     component reg16 IS
     port(I
                : in std_logic_vector(15 downto 0);
36
          clock : in std_logic;
          enable : in std_logic;
reset : in STD_LOGIC;
38
                 : out std_logic_vector(15 downto 0)
       );
     end component;
42
```

```
BEGIN
44 reg_sr : reg16 port map(Ri, clk, enable, reset, Ro);
   end sr_arch;
46
  library IEEE;
50 use IEEE.STD_LOGIC_1164.ALL;
52 entity pc is
                       : in STD_LOGIC;
     Port (clk
                     : in STD_LOGIC;

: in STD_LOGIC;

: in STD_LOGIC_VECTOR (15 downto 0); -- The input to the SR

: out STD_LOGIC_VECTOR (15 downto 0)); -- The output from SR
            enable
            reset
            Ri
            Ro
58 end pc;
60
  architecture pc_arch of pc is
    component reg16 IS
        rt(I : in std_logic_vector(15 downto 0);
clock : in std_logic;
enable : in std_logic;
     port(I
          reset : in STD_LOGIC;
                   : out std_logic_vector(15 downto 0)
       );
68
     end component;
70 BEGIN
     reg_pc : reg16 port map(Ri, clk, enable, reset, Ro);
72 end pc_arch;
```

Listing 29: processor/spr_tb.vhd

```
library ieee;
 3 use ieee.std_logic_1164.all;
  --use ieee.std_logic_unsigned.all;
 5 --use ieee.std_logic_arith.all;
                         -- entity declaration
 7 entity spr_TB is
     end spr_TB;
   architecture TB of spr_TB is
11
     component sr
                     : in
     Port (clk
                            STD_LOGIC;
                    : in
                            STD_LOGIC;
                                                                   -- Enable write
           enable
                     : in STD_LOGIC; -- Reset the register

: in STD_LOGIC_VECTOR (15 downto 0); -- The input to the SPR

: out STD_LOGIC_VECTOR (15 downto 0)); -- The output from SPR
                    : in STD_LOGIC;
15
           reset
           Ri
           Ro
17
     end component;
19
     signal sr_enable : std_logic;
21
     signal sr_reset : std_logic;
                    : std_logic_vector(15 downto 0);
     signal sr_Ri
                       : std_logic_vector(15 downto 0);
23
     signal sr_Ro
     component pc
25
                     : in STD_LOGIC;
     Port (clk
                    : in STD_LOGIC;
                                                                   -- Enable write
           enable
                   : in STD_LOGIC;
: in STD_LOGIC_
           reset
                                                                   -- Reset the register
           Ri
                             STD_LOGIC_VECTOR (15 downto 0); -- The input to the SPR
29
                     : out STD_LOGIC_VECTOR (15 downto 0)); -- The output from SPR
           Ro
     end component;
31
     signal pc_enable : std_logic;
33
     signal pc_reset : std_logic;
                    : std_logic_vector(15 downto 0);
: std_logic_vector(15 downto 0);
35
     signal pc_Ri
     signal pc_Ro
37
     signal T_clk : std_logic;
39
```

```
begin
41
     U_sr: sr port map (clk => T_clk, enable => sr_enable, reset => sr_reset, Ri =>
         sr_Ri, Ro => sr_Ro);
     U_pc: pc port map (clk => T_clk, enable => pc_enable, reset => pc_reset, Ri =>
43
         pc_Ri, Ro => pc_Ro);
45
       -- concurrent process to offer the clk signal
     process
     {\tt begin}
47
       T_clk <= '0';
       wait for 5 ns;
49
       T_clk <= '1':
       wait for 5 ns;
     end process;
53
     process
55
       variable err_cnt: integer :=0;
57
     begin
59
       -- Write
       sr_enable <= '1';</pre>
61
       sr_reset <= '0';</pre>
                 <= "0100011001011001";
       sr_Ri
63
       pc_enable <= '1';</pre>
       pc_reset <= '0';</pre>
65
                 <= "0101011010110100";
       pc_Ri
       wait for 20 ns;
       -- Read
69
       assert (sr_Ro="0100011001011001") report "Read sr #1 failed" severity error;
       assert (pc_Ro="0101011010110100") report "Read pc #1 failed" severity error;
71
73
       -- Change Ri
       sr_Ri <= "1001100101110100";</pre>
       pc_Ri <= "0001010001110000";
       wait for 20 ns;
       assert (sr_Ro = "1001100101110100") report "Read sr #2 failed" severity error;
77
       assert (pc_Ro = "0001010001110000") report "Read pc #2 failed" severity error;
79
       -- Disable sr, pc still enabled
       sr_enable <= '0';</pre>
81
       sr_Ri <= "0101010101010101";
       pc_Ri <= "1010101010101010";</pre>
83
       wait for 20 ns;
85
       assert (sr_Ro = "1001100101110100") report "Wrote to sr while disabled" severity
       assert (pc_Ro = "101010101010101010") report "Read pc #3 failed" severity error;
87
       -- Enable sr
       sr_enable <= '1';</pre>
89
       wait for 20 ns;
       assert (sr_Ro = "0101010101010101") report "Read sr #3 failed" severity error;
91
       -- Disable pc, sr still enabled
       pc_enable <= '0';</pre>
       sr_Ri <= "0000000111111111";
95
       pc_Ri <= "11111111100000000";</pre>
       wait for 20 ns;
97
       assert (sr_Ro = "00000000111111111") report "Read sr #4 failed" severity error;
       assert (pc_Ro = "101010101010101010") report "Wrote to pc while disabled" severity
99
           error;
       -- Enable pc
101
       pc_enable <= '1';</pre>
103
       wait for 20 ns;
       assert (pc_Ro = "11111111100000000") report "Read pc #4 failed" severity error;
105
       assert false report "End of test" severity note;
107
       wait; -- wait forever to end the test
```