Packing input data registers into IOBs resulted in hold time violations of 2ns per bit when min input delay was 0.5ns.

After changing the min input delay to 3ns, timing was met.

Figure: in\_fifo\_a DFFs packed into IOBs with associated connectivity






Figure: in\_fifo\_b DFFs packed into IOBs with associated connectivity



din\_rr\_mux is implemented rather tightly given there is minimal logic density.

The area where the logic is placed is composed solely logic related to the mux with top level data input words.

The LUTs and end of path FFs are placed into the same slice




FFs from the registered selected data from din\_rr\_mux are routed to the fabric area with the inferred DSP48E1 (7 series device).


The din\_rr\_mux was placed much closer to the IOBs rather than the DSP Perhaps this is just because the device view is not drawn to scale We should check the net delays from the IOBs vs to the DSP and compare values.




LUTs of incr\_inst. We can see some of the LUT6 BELs contain placed LUT5 BELs too.




FFs of incr\_inst




## Cell connectivity of incr\_inst



## LUTs of decr\_inst




There are more LUTs for decr\_inst compared to incr\_inst. Why so? Back to incr\_inst, if I search for LUTs containing "dout" here is the result. Every LUT in the incr\_inst hierarchy is a dout LUT.




Back to decr\_inst, here is the result of a similar "dout" LUT search

Not all decr\_inst LUTs were found by the query! (decr\_inst LUTs are highlighted magenta).




What are the other LUTs then? The other LUTs are for the selected data logic from the incr-decr mux logic.

There are 8 LUTs for the 8 bits of the selected data from the mux, 6 LUT5s and 2 LUT6s.




FFs in the decr\_inst hierarchy.

There is a small interesting detail. In the incr\_inst, the reset from the locked signal is connected to a LUT input, for the decr\_inst the reset signal is connected to the D input of a FF. This was inferred by the synthesis tools.




8 data bits from incr\_decr\_rr\_mux inst.



The other cells of the incr\_decr\_rr\_mux inst. Used for toggling sel input to the mux.



Summary of our physical annotations of the incr, decr, and incr-decr mux logic, which is placed near the DSP used under the multiplication operation.



The data from each mux is then pipelined into registers which are packed into the DSP48E1. So the DSP cell is connected directly from these mux FFs.

Here is the FFs connected from the output of the DSP48E1. Note these are for additional pipelining, as the Mreg and Preg are also already used, however you cannot see them as they are packed into the DSP site.




Next, placed in a homogeneous group of cells, is the funnel\_inst logic. funnel\_inst cells in green (mult\_inst FFs in yellow).



Post processing logic (pproc\_inst) is in blue, in its own homogenous group of cells.




## Connectivity between hierarchies




Connectivity of carry chain FFs in the post processing logic. The 17-bit resulting add uses 5 carry chains with registers in an adjacent column and in the same slices as the CARRY4 primitives.

The outputs of the FFs are connected directly to the OLOGIC IOBs of the top level data output.



The IOB FFs Q outputs are connected directly to their associated top level IO pads.



The entire design fits in a single clock region (X0Y0) with minimal difficulty.

