






# Task 1 Part 1: Vector processing and SIMD

Vector Processing

#### Techniques to increase performance:

- Running multiple instructions per clock (instruction-level parallelism)
- Deep pipelining
- Speculative execution
- Increase CPU caches size
- Increase clock frequency
- Add more cores
- etc.



Original data up to the year 2010 collected and plotted by M. Horowitz, F. Labonte, O. Shacham, K. Olukotun, L. Hammond, and C. Batten New plot and data collected for 2010-2017 by K. Rupp



- All modern processors are actually "vector processors" under the hood.
  - Modern processors are able to compute one-dimensional arrays of data.
- Every time you write float s = a + b; you're leaving a lot of performance on the table.
  - \* The processor could have added four float numbers to another four numbers, or even eight numbers to another eight numbers if that processor supports AVX.
  - Similarly, when you write int i = j + k; to add 2 integer numbers, you could have added four or eight numbers instead, with corresponding SSE2 or AVX2 instructions.




- A vector is an ordered collection of numbers, like an array.
  - Uniform vector: All the elements of a vector are measures of the same thing.
  - Non-uniform vector: Each element represents different things, and their elements have to be processed differently.
- In software, vectors have their own types and operations.
  - A scalar is a single value, a vector of size one.
- Code that uses vector types and operations is said to be vector code.
  - Code that uses only scalar types and operations is said to be scalar code.
- Vector processing is a type of parallel processing, known as SIMD.



- SIMD stands for "Single Instruction Multiple Data"
  - The same operation happens to all the data (the values in the vector) at the same time.
- Each value in the vector is computed independently.
  - Vector operations include logic and math.
  - Math within a single vector is called <u>horizontal math</u>.
  - Math between two vectors is called vertical math.

All 10s are multiplied by all 2s at the same time.




SIMD instructions are available on many platforms: AMD64, ARM, etc.



\* For example, to convert Celsius to Fahrenheit using F = (9/5) \* C + 32 for a vector

of temperatures in Celsius:

Note:  $F = (9/5)C + 32 \rightarrow F = (9*C)/5 + 32$ 





- Typically, general-purpose microprocessors use modular arithmetic, in which values exceeding the maximum value "wrap around" to the minimum value, like the hours on a clock passing from 12 to 1.
  - ❖ In hardware, modular arithmetic with a minimum of zero and a maximum of 2<sup>n</sup> −
     1, can be implemented by simply discarding all but the lowest n digits.
- Vector processing units were initially designed for signal processing and graphics processing.
  - For example, imagine we want to add/subtract two grayscale images together, we would be losing a lot of time if we had to clip the result by hand after the operation.



- Fortunately, vector processing units support saturation arithmetic.
- Saturation arithmetic is like normal arithmetic except that when the result of the operation that would overflow or underflow an element in the vector, is clamped at the end of the range and not allowed to wrap around
  - $\bullet$  For example, with saturation arithmetic in the range [0, 255], we have:
    - **❖** 200 + 70 = 255
    - ◆ 20 70 = 0
- Vector processing can be applied to floating and integer math.
  - Integer math is useful in case your vector hardware is integer-only or if integer math is much faster than floating-point math.
  - Integer math will be an approximation of floating-point math, but you might be able to get a faster answer that is acceptably close.



- The first option in integer math is rearranging operations. If your formula is simple enough, you might be able to rearrange operations to preserve precision.
  - For example, you could rearrange F = (9/5)C + 32 to F = (9\*C)/5 + 32.
  - If 9 \* C doesn't overflow the type you're using, precision is preserved.
  - Precision is lost if you divide by 5; so, do the division after the multiplication.
  - Rearrangement may not work for more complex formulas.



\* The second choice is scaled math. In the scaled math option, you decide how much precision you want, then multiply both sides of your equation by a constant, round or truncate your coefficients to integers, and work with that. The final step to get your answer then is to divide by that constant.

```
* F = (9/5)C + 32 = 1.8C + 32 -- but we can't have 1.8, so multiply by 10

* sum = 10F = 18C + 320 -- 1.8 is now 18: now all integer operations

* F = sum/10
```

If you multiply by a power of 2 instead of 10, you change that final division into a shift, which is almost certainly faster, though harder to understand.



- The third choice for integer math is shift-and-add. Shift-and-add is another method based on the idea that a floating-point multiplication can be implemented with several shifts and adds.
  - So, our troublesome 1.8C can be approximated as:
  - \* 1.0C + 0.5C + 0.25C + ... or C + (C >> 1) + (C >> 2) + ...
- Again, it's almost certainly faster, but harder to understand.



- To increase CPU performance, Intel designers create the MMX ISA in 1997 with the fifth generation of Pentium processors (3DNow! for AMD processors).
  - \* MMX defines eight processor registers, named MMO through MM7, and operations that operate on them.
  - \* Each register is 64 bits wide and can be used to hold either 64-bit integers, or multiple smaller integers in a "packed" format: one instruction can then be applied to two 32-bit integers, four 16-bit integers, or eight 8-bit integers at once. MMX provides only integer operations.
- This was the first single instruction, multiple data (SIMD) instruction set architecture.



- Next movement was SSE (Streaming SIMD Extensions) introduced in 1999 in Intel Pentium III processors.
  - SSE operates on 16 bytes registers.
  - SSE originally added eight new 128-bit registers known as XMM0 through XMM7.
  - ❖ The AMD64 extensions from AMD (originally called x86-64) added a further eight registers XMM8 through XMM15, and this extension is duplicated in the Intel 64 architecture.
  - The registers XMM8 through XMM15 are accessible only in 64-bit operating mode.
  - SSE used only a single data type for XMM registers: four 32-bit single-precision floating-point numbers.



- SSE 2, introduced with Pentium 4 in 2000, would later expand the usage of the XMM registers to include:
  - Two 64-bit double-precision floating-point numbers or
  - Two 64-bit integers or
  - Four 32-bit integers or
  - Eight 16-bit short integers or
  - Sixteen 8-bit bytes or characters.
  - SSE2 added 144 new instructions to SSE, which has 70 instructions



- Intel extended SSE2 to create SSE3 in 2004.
  - The most notable change is the capability to work horizontally in a register, as opposed to the more or less strictly vertical operation of all previous SSE instructions.
    - More specifically, instructions to add and subtract the multiple values stored within a single register have been added.
  - There is also a new instruction to convert floating point values to integers without having to change the global rounding mode, thus avoiding costly pipeline stalls.



- Then in 2011 Intel introduced AVX in their Sandy Bridge processors.
  - That version extended 16-byte registers into 32 bytes, so they now can hold 8 single-precision floats, or 4 doubles.
  - Their count stayed the same, 16 registers.
  - In assembly, new registers are named ymm0 to ymm15, and their lower 128-bit halves are still accessible as xmm0 to xmm15.
  - AVX supports operations on 32- and 64-bit floats, but not much for integers.



- Then in 2013 Intel introduced AVX 2.
  - No new registers, but they have added integer math support there. Both AVX and AVX 2 are widely supported by now, but not yet universally so on desktops
- AVX-512 expands AVX to 512-bit support using a new EVEX prefix encoding proposed by Intel in July 2013 and first supported by Intel with the Knights Landing co-processor, which shipped in 2016.
  - In conventional processors, AVX-512 was introduced with Skylake server and HEDT processors in 2017



### **Auto-vectorization**

#### Vectorization

- Vectorization is a process by which mathematical operations found in loops in scientific code are executed in parallel on special vector hardware found in CPUs and coprocessors.
- A "vector" is a contiguous set of data of a uniform type, usually floating-point numbers.
- Corresponding elements in two vectors are processed simultaneously by the vector floating-point unit.
- The net effect of vectorization is a speedup in floating-point computations which ideally is equal to the length of the vectors (number of elements processed simultaneously).



#### **Auto-vectorization**

- Many compilers vectorize code automatically as part of their code optimization process.
- This process, however, is not perfect.
  - Certain code constructs can make it difficult or impossible for the compiler to properly assess if floating-point intensive loops can be vectorized.
  - Inefficient use of cache and memory can have a negative impact on performance increases obtained by vectorization.
- As vector lengths have grown in modern CPUs, there is more performance to gain from vectorizing code, and greater penalty for failing to vectorize.
- This can make it worthwhile to put some amount of effort into removing obstacles that inhibit vectorization, particularly in code sections that consume a lot of time.



- For GCC compilers, automatic vectorization occurs at an optimization level of
   -O3.
  - GNU compilers (all versions) currently produce SSE instructions by default because SSE is nearly universal across different processor types.
  - However, the 128-bit vector length specified by SSE is often less than optimal.
- This means that the developer must give additional options to the compiler to generate binary code that is suitable for a more recent target architecture.
  - For the GNU compilers, the -march=native flag (subsequent to -O3) produces a binary suitable for the machine on which the source is compiled.
  - If the target machine is different, the architecture-specific option must be provided.
    - For example, for Skylake is -march=skylake or -march=skylake-avx512



To get more details about march values, two commands can be used:

Shows if certain options are enabled or disabled (-Q). In this case, the options shown are those enabled for the selected target.

\* Show the compiler directives for building the header file, but without performing the steps and instead showing them on the screen (-###). The final output line is the command that holds all the optimization options and architecture selection



- Optimization reports for GCC:
  - Provide valuable information related to loops that the compiler has or has not been able to vectorize.
  - -fopt-info-all for a complete optimization report
  - -fopt-info-vec-optimized for the vectorized part of the report (default)
  - -fopt-info-vec-missed for the non-vectorized part of the report
- The vectorization report is displayed in your terminal window (on stderr)
  unless =<filename> is specified
- Note: -ftree-vectorize option turns on auto-vectorization and it is automatically set when using -O3. The option to disable vectorization is -fno-tree-vectorize



- Assembly Code
  - It is very helpful to get a much better understanding of how the CPU will actually "see" our program.
  - To see what the assembly code produced by the compiler looks like, we can simply add the directive -S when we invoke the compiler. For example:

This will produce a file called filename.s that you can open in a text editor, and it contains precisely the same code that the processor sees when it runs the program.



#### **Exercise:** GCC Auto-vectorization


- Identify SIMD ISA of your processor
- Apply auto-vectorization (example code simple 2.c)
- Generate vectorization reports
- Compare assembly code for vectorized and non-vectorized code




# Compiler Explorer

## Compiler Explorer

https://godbolt.org/




### Select prog. language and compiler version





#### **Auto-vectorization**







- Low-level way to use SIMD is to use assembly vector instructions directly
  - But we will use intrinsic functions mapping vector instructions
- Intrinsics look like regular library functions
  - Include the header, for example <xmmintrin.h> for SSE
  - Use the intrinsic, for example, to add four floats:

```
extern __m128 _mm_add_ps( __m128 _A, __m128 _B );
```



extern \_\_m128 \_mm\_add\_ps( \_\_m128 \_A, \_\_m128 \_B );



- Since AVX these registers are 256 bits wide...
  - They can fit eight float values, four double-precision float values, or many integers, depending on their size
- ... and in AVX-512 these registers are 512 bits wide!



- Before use intrinsics, determine which extensions are supported by your hardware
  - ❖ In Linux: cat /proc/cpuinfo
- There is a special CPUID assembly instruction to check the support at runtime:

```
#include <stdio.h>

int main(void) {
    __builtin_cpu_init();
    printf("%d\n", __builtin_cpu_supports ("sse"));
    printf("%d\n", __builtin_cpu_supports ("avx"));
}
```



### SIMD Registers

- 128-bit \_\_m128, \_\_m128d and \_\_m128i types for single-precision floating-point, double-precision floating-point and various integer data respectively;
- 256-bit \_\_\_m256, \_\_\_m256d, \_\_\_m256i;
- 512-bit \_\_m512, \_\_m512d, \_\_m512i.



double a[100], b[100], c[100];

Data MUST be stored contiguous in memory

```
// iterate in blocks of 4,
// because that's how many doubles can fit into a 256-bit register
for (int i = 0; i < 100; i += 4) {
    // load two 256-bit segments into registers
    __m256d x = _mm256_loadu_pd(&a[i]);
    __m256d y = _mm256_loadu_pd(&b[i]);

    // add 4+4 64-bit numbers together
    __m256d z = _mm256_add_pd(x, y);

// write the 256-bit result into memory, starting with c[i]
    __mm256_storeu_pd(&c[i], z);
}</pre>
```



```
double a[100], b[100], c[100];
// iterate in blocks of 4,
// because that's how many doubles can fit into a 256-bit register
for (int i = 0; i < 100; i += 4) {
    // load two 256-bit segments into registers
    m256d x = mm256 loadu pd(&a[i]);
    m256d y = mm256 loadu pd(&b[i]);
                                                        'u' means "unaligned"
                                                         (cross a cache line)
   // add 4+4 64-bit numbers together
    m256d z = mm256 add pd(x, y);
    // write the 256-bit result into memory, starting with c[i]
   mm256 storeu pd(\&c[i], z);
```



```
double a[100], b[100], c[100];
// iterate in blocks of 4,
// because that's how many doubles can fit into a 256-bit register
for (int i = 0; i < 100; i += 4) {
   // load two 256-bit segments into registers
   m256d x = mm256 loadu pd(&a[i]);
   m256d y = mm256 loadu pd(&b[i]);
   // add 4+4 64-bit numbers together
    m256d z = mm256 add pd(x, y);
   // write the 256-bit result into memory, starting with c[i]
   mm256 storeu pd(\&c[i], z);
```



```
double a[100], b[100], c[100];
// iterate in blocks of 4,
// because that's how many doubles can fit into a 256-bit register
for (int i = 0; i < 100; i += 4) {
    // load two 256-bit segments into registers
    m256d x = mm256 loadu pd(&a[i]);
    m256d y = mm256 loadu pd(&b[i]);
                                                        'u' means "unaligned"
                                                         (cross a cache line)
   // add 4+4 64-bit numbers together
    m256d z = mm256 add pd(x, y);
    // write the 256-bit result into memory, starting with c[i]
    mm256 storeu pd(&c[i], z);
```



### Examples of SIMD intrinsics

- \_mm\_add\_epi16: add two 128-bit vectors of 16-bit extended packed integers, or simply said, shorts.
- \_mm256\_acos\_pd: calculate elementwise arccos for 4 packed doubles.
- \_mm256\_broadcast\_sd: broadcast (copy) a double from a memory location to all 4 elements of the result vector.
- \_mm256\_ceil\_pd: round up each of 4 doubles to the nearest integer.
- \_mm256\_cmpeq\_epi32: compare 8+8 packed ints and return a mask that contains ones for equal element pairs.
- \_mm256\_blendv\_ps: pick elements from one of two vectors according to a mask.
- Check Intel Intrinsics Guide for more details



#### Declare SIMD constants

```
__m256 values = {0, 1, 2, 3, 4,5 6, 7);

or

__m256 values = __mm256_setr_epi32(0, 1, 2, 3, 4, 5, 6, 7);

* "r" means "reversed" from the CPU point of view.
```

- There is also a version without "r".
- Filling a vector with zeros, use the \_mm256\_setzero\_si256



#### Exercise 2: Use of intrinsics

- Learn how to apply intrinsics to vectorize the inner loop of the second loop of simple2.c
- Vectorize the first loop (initialization)
- Compare non-vectorized vs vectorized.



### Exercise 2: Tips

```
/* Perform an operation a number of times */
for (t=0; t < NUMBER OF TRIALS; t++) {
          for (i=0; i < ARRAY SIZE; i++) {</pre>
                                                              \rightarrow __m256d m = {1.0001, 1.0001, 1.0001, 1.0001};
                    c (+=)m*a[i] + b[i];
                                                               This operation is very common. Maybe an
                                                               intrinsic computes it.
                                                               Think in parallel... store partial sums.
                                                               Create a vector \__m256d sum = \{0.0, 0.0, 0.0, 0.0\};
                                                               And after the loop, reduce the partial sums.
/* Populate A and B arrays */
                                                               for (i = 0; i < 4; i++)
for (i=0); i < ARRAY SIZE; i++) {
                                                                     c += sum[i]; // vector sum is an array ©
          b[i] = i;
                                                               Initialize b vector as \underline{\hspace{1cm}} m256d b = {0, 1, 2, 3}.
          a[i] = i+1;
                                                                Similar idea for a.
                                                               And then you can add the same constant vector
                                                               to both vectors ¿which values?
```




### Exercise 3: Vectorize an image proc. algorithm

- Compile, execute and review the code.
- Apply auto-vectorization and answer the questions.
- Make changes to help auto-vectorization.
- Manually vectorized (intrinsics) the loop that computes the grey scale. Compare this version to the original version and auto-vectorized version



### Exercise 3: Tips

- Sometimes more work is faster. You can read the complete pixel (4 bytes) and use arithmetic/logic operations to not consider the 4th byte.
- Convert chars into doubles before compute. Take care with sign extension.
  \_\_m256d result = \_mm256\_hadd\_pd(vec\_a, vec\_b);
- Use ideas from exercise 2.
- \* Horizontal add can be useful. → Think how to use it.





#### Material to submit

- You must write a report answering the questions proposed in each exercise, plus the requested files. Submit a zip file through Moodle. Check submission date in Moodle (deadline is until 11:59 pm of that date).
- From exercise 1:
  - CPU model and list the supported SIMD instructions of your CPU.
  - Explain the main differences between both assembly codes (vectorized and non-vectorized) focused on the SIMD instructions generated by the compiler.
- From exercise 2:
  - Provide the source code of simple2\_intrinsics.c after the vectorization of the loops.
  - Explain how you have carried out the vectorization of the code.
  - Plot the results of the experiment and explain them.
- From exercise 3:
  - Answer all the questions in the report.
  - Provide the source code of the auto-vectorized version of the code.
  - Provide the source code after manually vectorizing the code. Explain your solution.
  - Create a table with the results of the experiment and explain them.

