Skip to content

Commits

Permalink
tracing
Switch branches/tags

Name already in use

A tag already exists with the provided branch name. Many Git commands accept both tag and branch names, so creating this branch may cause unexpected behavior. Are you sure you want to create this branch?

Commits on Nov 11, 2020

  1. scripts/tracetool: silence SystemTap dtrace(1) long long warnings

    SystemTap's dtrace(1) prints the following warning when it encounters
    long long arguments:
    
      Warning: /usr/bin/dtrace:trace/trace-dtrace-hw_virtio.dtrace:76: syntax error near:
      probe vhost_vdpa_dev_start
    
      Warning: Proceeding as if --no-pyparsing was given.
    
    Use the uint64_t and int64_t types, respectively. This works with all
    host CPU 32- and 64-bit data models (ILP32, LP64, and LLP64) that QEMU
    supports.
    
    Reported-by: Markus Armbruster <armbru@redhat.com>
    Signed-off-by: Stefan Hajnoczi <stefanha@redhat.com>
    Reviewed-by: Daniel P. Berrangé <berrange@redhat.com>
    Reviewed-by: Philippe Mathieu-Daudé <philmd@redhat.com>
    Message-id: 20201020094043.159935-1-stefanha@redhat.com
    Suggested-by: Daniel P. Berrangé <berrange@redhat.com>
    Signed-off-by: Stefan Hajnoczi <stefanha@redhat.com>
    Stefan Hajnoczi committed Nov 11, 2020
    Copy the full SHA
    35e28cb View commit details
    Browse the repository at this point in the history
  2. trace: remove argument from trace_init_file

    It is not needed, all the callers are just saving what was
    retrieved from -trace and trace_init_file can retrieve it
    on its own.
    
    Signed-off-by: Paolo Bonzini <pbonzini@redhat.com>
    Message-id: 20201102115841.4017692-1-pbonzini@redhat.com
    Signed-off-by: Stefan Hajnoczi <stefanha@redhat.com>
    bonzini authored and Stefan Hajnoczi committed Nov 11, 2020
    Copy the full SHA
    92eecff View commit details
    Browse the repository at this point in the history

Commits on Nov 10, 2020

  1. Update version for v5.2.0-rc1 release

    Signed-off-by: Peter Maydell <peter.maydell@linaro.org>
    pm215 committed Nov 10, 2020
    Copy the full SHA
    c6f28ed View commit details
    Browse the repository at this point in the history
  2. Merge remote-tracking branch 'remotes/pmaydell/tags/pull-target-arm-2…

    …0201110' into staging
    
    target-arm queue:
     * hw/arm/Kconfig: ARM_V7M depends on PTIMER
     * Minor coding style fixes
     * docs: add some notes on the sbsa-ref machine
     * hw/arm/virt: Remove dependency on Cortex-A15 MPCore peripherals
     * target/arm: Fix neon VTBL/VTBX for len > 1
     * hw/arm/armsse: Correct expansion MPC interrupt lines
     * hw/misc/stm32f2xx_syscfg: Remove extraneous IRQ
     * hw/arm/nseries: Remove invalid/unnecessary n8x0_uart_setup()
     * hw/arm/musicpal: Don't connect two qemu_irqs directly to the same input
     * hw/arm/musicpal: Only use qdev_get_gpio_in() when necessary
     * hw/arm/nseries: Check return value from load_image_targphys()
     * tests/qtest/npcm7xx_rng-test: count runs properly
     * target/arm/translate-neon.c: Handle VTBL UNDEF case before VFP access check
    
    # gpg: Signature made Tue 10 Nov 2020 11:17:45 GMT
    # gpg:                using RSA key E1A5C593CD419DE28E8315CF3C2525ED14360CDE
    # gpg:                issuer "peter.maydell@linaro.org"
    # gpg: Good signature from "Peter Maydell <peter.maydell@linaro.org>" [ultimate]
    # gpg:                 aka "Peter Maydell <pmaydell@gmail.com>" [ultimate]
    # gpg:                 aka "Peter Maydell <pmaydell@chiark.greenend.org.uk>" [ultimate]
    # Primary key fingerprint: E1A5 C593 CD41 9DE2 8E83  15CF 3C25 25ED 1436 0CDE
    
    * remotes/pmaydell/tags/pull-target-arm-20201110:
      target/arm/translate-neon.c: Handle VTBL UNDEF case before VFP access check
      tests/qtest/npcm7xx_rng-test: count runs properly
      hw/arm/nseries: Check return value from load_image_targphys()
      hw/arm/musicpal: Only use qdev_get_gpio_in() when necessary
      hw/arm/musicpal: Don't connect two qemu_irqs directly to the same input
      hw/arm/nseries: Remove invalid/unnecessary n8x0_uart_setup()
      hw/misc/stm32f2xx_syscfg: Remove extraneous IRQ
      hw/arm/armsse: Correct expansion MPC interrupt lines
      target/arm: Fix neon VTBL/VTBX for len > 1
      hw/arm/virt: Remove dependency on Cortex-A15 MPCore peripherals
      docs: add some notes on the sbsa-ref machine
      target/arm: add space before the open parenthesis '('
      target/arm: Don't use '#' flag of printf format
      target/arm: add spaces around operator
      ssi: Fix bad printf format specifiers
      hw/arm/Kconfig: ARM_V7M depends on PTIMER
    
    Signed-off-by: Peter Maydell <peter.maydell@linaro.org>
    pm215 committed Nov 10, 2020
    Copy the full SHA
    3e7d06d View commit details
    Browse the repository at this point in the history
  3. Merge remote-tracking branch 'remotes/huth-gitlab/tags/pull-request-2…

    …020-11-10' into staging
    
    * Some small qtest fixes
    * Oss-fuzz updates
    * Publish the docs built during gitlab CI to the user's gitlab.io page
    * Update the OpenBSD VM test to v6.8
    * Fix the device-crash-test script to run with the meson build system
    * Some small s390x fixes
    
    # gpg: Signature made Tue 10 Nov 2020 11:05:06 GMT
    # gpg:                using RSA key 27B88847EEE0250118F3EAB92ED9D774FE702DB5
    # gpg:                issuer "thuth@redhat.com"
    # gpg: Good signature from "Thomas Huth <th.huth@gmx.de>" [full]
    # gpg:                 aka "Thomas Huth <thuth@redhat.com>" [full]
    # gpg:                 aka "Thomas Huth <huth@tuxfamily.org>" [full]
    # gpg:                 aka "Thomas Huth <th.huth@posteo.de>" [unknown]
    # Primary key fingerprint: 27B8 8847 EEE0 2501 18F3  EAB9 2ED9 D774 FE70 2DB5
    
    * remotes/huth-gitlab/tags/pull-request-2020-11-10:
      s390x: Avoid variable size warning in ipl.h
      s390x: fix clang 11 warnings in cpu_models.c
      qtest: Update references to parse_escape() in comments
      fuzz: add virtio-blk fuzz target
      docs: add "page source" link to sphinx documentation
      gitlab: force enable docs build in Fedora, Ubuntu, Debian
      gitlab: publish the docs built during CI
      configure: surface deprecated targets in the help output
      fuzz: Make fork_fuzz.ld compatible with LLVM's LLD
      scripts/oss-fuzz: give all fuzzers -target names
      docs/fuzz: update fuzzing documentation post-meson
      docs/fuzz: rST-ify the fuzzing documentation
      MAINTAINERS: Add gitlab-pipeline-status script to GitLab CI section
      gitlab-ci: Drop generic cache rule
      tests/qtest/tpm: Remove redundant check in the tpm_test_swtpm_test()
      qtest: Fix bad printf format specifiers
      device-crash-test: Check if path is actually an executable file
      tests/vm: update openbsd to release 6.8
      meson: always include contrib/libvhost-user
    
    Signed-off-by: Peter Maydell <peter.maydell@linaro.org>
    pm215 committed Nov 10, 2020
    Copy the full SHA
    879860c View commit details
    Browse the repository at this point in the history
  4. target/arm/translate-neon.c: Handle VTBL UNDEF case before VFP access…

    … check
    
    Checks for UNDEF cases should go before the "is VFP enabled?" access
    check, except in special cases. Move a stray UNDEF check in the VTBL
    trans function up above the access check.
    
    Signed-off-by: Peter Maydell <peter.maydell@linaro.org>
    Reviewed-by: Richard Henderson <richard.henderson@linaro.org>
    Message-id: 20201109145324.2859-1-peter.maydell@linaro.org
    pm215 committed Nov 10, 2020
    Copy the full SHA
    b6c56c8 View commit details
    Browse the repository at this point in the history
  5. tests/qtest/npcm7xx_rng-test: count runs properly

    The number of runs is equal to the number of 0-1 and 1-0 transitions,
    plus one. Currently, it's counting the number of times these transitions
    do _not_ happen, plus one.
    
    Source:
    https://nvlpubs.nist.gov/nistpubs/Legacy/SP/nistspecialpublication800-22r1a.pdf
    section 2.3.4 point (3).
    
    Signed-off-by: Havard Skinnemoen <hskinnemoen@google.com>
    Message-id: 20201103011457.2959989-2-hskinnemoen@google.com
    Reviewed-by: Peter Maydell <peter.maydell@linaro.org>
    Signed-off-by: Peter Maydell <peter.maydell@linaro.org>
    hskinnemoen authored and pm215 committed Nov 10, 2020
    Copy the full SHA
    8006c98 View commit details
    Browse the repository at this point in the history
  6. hw/arm/nseries: Check return value from load_image_targphys()

    The nseries machines have a codepath that allows them to load a
    secondary bootloader.  This code wasn't checking that the
    load_image_targphys() succeeded.  Check the return value and report
    the error to the user.
    
    While we're in the vicinity, fix the comment style of the
    comment documenting what this image load is doing.
    
    Fixes: Coverity CID 1192904
    Signed-off-by: Peter Maydell <peter.maydell@linaro.org>
    Reviewed-by: Philippe Mathieu-Daudé <f4bug@amsat.org>
    Message-id: 20201103114918.11807-1-peter.maydell@linaro.org
    pm215 committed Nov 10, 2020
    Copy the full SHA
    0e5dc77 View commit details
    Browse the repository at this point in the history
  7. hw/arm/musicpal: Only use qdev_get_gpio_in() when necessary

    We don't need to fill the full pic[] array if we only use
    few of the interrupt lines. Directly call qdev_get_gpio_in()
    when necessary.
    
    Signed-off-by: Philippe Mathieu-Daudé <f4bug@amsat.org>
    Message-id: 20201107193403.436146-6-f4bug@amsat.org
    Reviewed-by: Peter Maydell <peter.maydell@linaro.org>
    Signed-off-by: Peter Maydell <peter.maydell@linaro.org>
    philmd authored and pm215 committed Nov 10, 2020
    Copy the full SHA
    44cbf34 View commit details
    Browse the repository at this point in the history
  8. hw/arm/musicpal: Don't connect two qemu_irqs directly to the same input

    The MusicPal board code connects both of the IRQ outputs of the UART
    to the same INTC qemu_irq. Connecting two qemu_irqs outputs directly
    to the same input is not valid as it produces subtly wrong behaviour
    (for instance if both the IRQ lines are high, and then one goes
    low, the INTC input will see this as a high-to-low transition
    even though the second IRQ line should still be holding it high).
    
    This kind of wiring needs an explicitly created OR gate; add one.
    
    Inspired-by: Peter Maydell <peter.maydell@linaro.org>
    Signed-off-by: Philippe Mathieu-Daudé <f4bug@amsat.org>
    Message-id: 20201107193403.436146-5-f4bug@amsat.org
    Reviewed-by: Peter Maydell <peter.maydell@linaro.org>
    Signed-off-by: Peter Maydell <peter.maydell@linaro.org>
    philmd authored and pm215 committed Nov 10, 2020
    Copy the full SHA
    498661d View commit details
    Browse the repository at this point in the history
  9. hw/arm/nseries: Remove invalid/unnecessary n8x0_uart_setup()

    omap2420_mpu_init() introduced in commit 827df9f ("Add basic
    OMAP2 chip support") takes care of creating the 3 UARTs.
    
    Then commit 58a26b4 ("Emulate a serial bluetooth HCI with H4+
    extensions and attach to n8x0's UART") added n8x0_uart_setup()
    which create the UART and connects it to an IRQ output,
    overwritting the existing peripheral and its IRQ connection.
    This is incorrect.
    
    Fortunately we don't need to fix this, because commit 6da68df
    ("hw/arm/nseries: Replace the bluetooth chardev with a "null"
    chardev") removed the use of this peripheral. We can simply
    remove the code.
    
    Signed-off-by: Philippe Mathieu-Daudé <f4bug@amsat.org>
    Message-id: 20201107193403.436146-4-f4bug@amsat.org
    Reviewed-by: Peter Maydell <peter.maydell@linaro.org>
    Signed-off-by: Peter Maydell <peter.maydell@linaro.org>
    philmd authored and pm215 committed Nov 10, 2020
    Copy the full SHA
    bdad365 View commit details
    Browse the repository at this point in the history
  10. hw/misc/stm32f2xx_syscfg: Remove extraneous IRQ

    The system configuration controller (SYSCFG) doesn't have
    any output IRQ (and the INTC input #71 belongs to the UART6).
    Remove the invalid code.
    
    Fixes: db63552 ("stm32f205: Add the stm32f205 SoC")
    Signed-off-by: Philippe Mathieu-Daudé <f4bug@amsat.org>
    Message-id: 20201107193403.436146-3-f4bug@amsat.org
    Reviewed-by: Peter Maydell <peter.maydell@linaro.org>
    Signed-off-by: Peter Maydell <peter.maydell@linaro.org>
    philmd authored and pm215 committed Nov 10, 2020
    Copy the full SHA
    2108e50 View commit details
    Browse the repository at this point in the history
  11. hw/arm/armsse: Correct expansion MPC interrupt lines

    We can use one MPC per SRAM bank, but we currently only wire the
    IRQ from the first expansion MPC to the IRQ splitter. Fix that.
    
    Fixes: bb75e16 ("hw/arm/iotkit: Wire up MPC interrupt lines")
    Signed-off-by: Philippe Mathieu-Daudé <f4bug@amsat.org>
    Message-id: 20201107193403.436146-2-f4bug@amsat.org
    Reviewed-by: Peter Maydell <peter.maydell@linaro.org>
    Signed-off-by: Peter Maydell <peter.maydell@linaro.org>
    philmd authored and pm215 committed Nov 10, 2020
    Copy the full SHA
    509602e View commit details
    Browse the repository at this point in the history
  12. target/arm: Fix neon VTBL/VTBX for len > 1

    The helper function did not get updated when we reorganized
    the vector register file for SVE.  Since then, the neon dregs
    are non-sequential and cannot be simply indexed.
    
    At the same time, make the helper function operate on 64-bit
    quantities so that we do not have to call it twice.
    
    Fixes: c39c2b9
    Reported-by: Ard Biesheuvel <ardb@kernel.org>
    Signed-off-by: Richard Henderson <richard.henderson@linaro.org>
    [PMM: use aa32_vfp_dreg() rather than opencoding]
    Message-id: 20201105171126.88014-1-richard.henderson@linaro.org
    Reviewed-by: Peter Maydell <peter.maydell@linaro.org>
    Signed-off-by: Peter Maydell <peter.maydell@linaro.org>
    rth7680 authored and pm215 committed Nov 10, 2020
    Copy the full SHA
    604cef3 View commit details
    Browse the repository at this point in the history
  13. hw/arm/virt: Remove dependency on Cortex-A15 MPCore peripherals

    When using a Cortex-A15, the Virt machine does not use any
    MPCore peripherals. Remove the dependency.
    
    Fixes: 7951c7b ("hw/arm: Express dependencies of the virt machine with Kconfig")
    Reported-by: Miroslav Rezanina <mrezanin@redhat.com>
    Signed-off-by: Philippe Mathieu-Daudé <philmd@redhat.com>
    Message-id: 20201107114852.271922-1-philmd@redhat.com
    Reviewed-by: Peter Maydell <peter.maydell@linaro.org>
    Signed-off-by: Peter Maydell <peter.maydell@linaro.org>
    philmd authored and pm215 committed Nov 10, 2020
    Copy the full SHA
    bec3c97 View commit details
    Browse the repository at this point in the history
  14. docs: add some notes on the sbsa-ref machine

    We should at least document what this machine is about.
    
    Reviewed-by: Graeme Gregory <graeme@nuviainc.com>
    Signed-off-by: Alex Bennée <alex.bennee@linaro.org>
    Message-id: 20201104165254.24822-1-alex.bennee@linaro.org
    Cc: Leif Lindholm <leif@nuviainc.com>
    Cc: Shashi Mallela <shashi.mallela@linaro.org>
    Signed-off-by: Alex Bennée <alex.bennee@linaro.org>
    [PMM: fixed filename mismatch]
    Signed-off-by: Peter Maydell <peter.maydell@linaro.org>
    stsquad authored and pm215 committed Nov 10, 2020
    Copy the full SHA
    0339c2a View commit details
    Browse the repository at this point in the history
  15. target/arm: add space before the open parenthesis '('

    Fix code style. Space required before the open parenthesis '('.
    
    Signed-off-by: Xinhao Zhang <zhangxinhao1@huawei.com>
    Signed-off-by: Kai Deng <dengkai1@huawei.com>
    Message-id: 20201103114529.638233-3-zhangxinhao1@huawei.com
    Reviewed-by: Peter Maydell <peter.maydell@linaro.org>
    Signed-off-by: Peter Maydell <peter.maydell@linaro.org>
    Xinhao Zhang authored and pm215 committed Nov 10, 2020
    Copy the full SHA
    7f350a8 View commit details
    Browse the repository at this point in the history
  16. target/arm: Don't use '#' flag of printf format

    Fix code style. Don't use '#' flag of printf format ('%#') in
    format strings, use '0x' prefix instead
    
    Signed-off-by: Xinhao Zhang <zhangxinhao1@huawei.com>
    Signed-off-by: Kai Deng <dengkai1@huawei.com>
    Message-id: 20201103114529.638233-2-zhangxinhao1@huawei.com
    Reviewed-by: Peter Maydell <peter.maydell@linaro.org>
    Signed-off-by: Peter Maydell <peter.maydell@linaro.org>
    Xinhao Zhang authored and pm215 committed Nov 10, 2020
    Copy the full SHA
    6eb55ed View commit details
    Browse the repository at this point in the history
  17. target/arm: add spaces around operator

    Fix code style. Operator needs spaces both sides.
    
    Signed-off-by: Xinhao Zhang <zhangxinhao1@huawei.com>
    Signed-off-by: Kai Deng <dengkai1@huawei.com>
    Message-id: 20201103114529.638233-1-zhangxinhao1@huawei.com
    Reviewed-by: Peter Maydell <peter.maydell@linaro.org>
    Signed-off-by: Peter Maydell <peter.maydell@linaro.org>
    Xinhao Zhang authored and pm215 committed Nov 10, 2020
    Copy the full SHA
    bdc3b6f View commit details
    Browse the repository at this point in the history
  18. ssi: Fix bad printf format specifiers

    We should use printf format specifier "%u" instead of "%d" for
    argument of type "unsigned int".
    
    Reported-by: Euler Robot <euler.robot@huawei.com>
    Signed-off-by: Alex Chen <alex.chen@huawei.com>
    Reviewed-by: Alistair Francis <alistair.francis@wdc.com>
    Message-id: 5FA280F5.8060902@huawei.com
    Signed-off-by: Peter Maydell <peter.maydell@linaro.org>
    AlexChen authored and pm215 committed Nov 10, 2020
    Copy the full SHA
    9df0a97 View commit details
    Browse the repository at this point in the history
  19. hw/arm/Kconfig: ARM_V7M depends on PTIMER

    commit 32bd322 ("hw/timer/armv7m_systick: Rewrite to use ptimers")
    changed armv7m_systick to build on ptimers. Make sure we have ptimers
    in the build when building armv7m_systick.
    
    Signed-off-by: Andrew Jones <drjones@redhat.com>
    Reviewed-by: Philippe Mathieu-Daudé <philmd@redhat.com>
    Message-id: 20201104103343.30392-1-drjones@redhat.com
    Signed-off-by: Peter Maydell <peter.maydell@linaro.org>
    Andrew Jones authored and pm215 committed Nov 10, 2020
    Copy the full SHA
    9ad5f6b View commit details
    Browse the repository at this point in the history
  20. Merge remote-tracking branch 'remotes/vivier2/tags/linux-user-for-5.2…

    …-pull-request' into staging
    
    Some linux-user/sparc fixes
    
    # gpg: Signature made Tue 10 Nov 2020 08:30:17 GMT
    # gpg:                using RSA key CD2F75DDC8E3A4DC2E4F5173F30C38BD3F2FBE3C
    # gpg:                issuer "laurent@vivier.eu"
    # gpg: Good signature from "Laurent Vivier <lvivier@redhat.com>" [full]
    # gpg:                 aka "Laurent Vivier <laurent@vivier.eu>" [full]
    # gpg:                 aka "Laurent Vivier (Red Hat) <lvivier@redhat.com>" [full]
    # Primary key fingerprint: CD2F 75DD C8E3 A4DC 2E4F  5173 F30C 38BD 3F2F BE3C
    
    * remotes/vivier2/tags/linux-user-for-5.2-pull-request:
      linux-user/sparc: Don't zero high half of PC, NPC, PSR in sigreturn
      linux-user/sparc: Correct set/get_context handling of fp and i7
      linux-user/sparc: Fix errors in target_ucontext structures
    
    Signed-off-by: Peter Maydell <peter.maydell@linaro.org>
    pm215 committed Nov 10, 2020
    Copy the full SHA
    6c8e801 View commit details
    Browse the repository at this point in the history
  21. Merge remote-tracking branch 'remotes/alistair/tags/pull-riscv-to-app…

    …ly-20201109' into staging
    
    This fixes two bugs in the RISC-V port. One is a bug in the
    Ibex PLIC, the other fixes the Hypvervisor access functions.
    
    # gpg: Signature made Tue 10 Nov 2020 03:53:49 GMT
    # gpg:                using RSA key F6C4AC46D4934868D3B8CE8F21E10D29DF977054
    # gpg: Good signature from "Alistair Francis <alistair@alistair23.me>" [full]
    # Primary key fingerprint: F6C4 AC46 D493 4868 D3B8  CE8F 21E1 0D29 DF97 7054
    
    * remotes/alistair/tags/pull-riscv-to-apply-20201109:
      hw/intc/ibex_plic: Clear the claim register when read
      target/riscv: Split the Hypervisor execute load helpers
      target/riscv: Remove the hyp load and store functions
      target/riscv: Remove the HS_TWO_STAGE flag
      target/riscv: Set the virtualised MMU mode when doing hyp accesses
      target/riscv: Add a virtualised MMU Mode
    
    Signed-off-by: Peter Maydell <peter.maydell@linaro.org>
    pm215 committed Nov 10, 2020
    Copy the full SHA
    f7e1914 View commit details
    Browse the repository at this point in the history
  22. s390x: Avoid variable size warning in ipl.h

    S390IPLState contains two IplParameterBlock, which may in turn have
    either a IPLBlockPV or a IplBlockFcp, both ending with a variable
    sized field (an array).
    
    This causes a warning with clang 11 or greater, which checks that
    variable sized type are only allocated at the end of the struct:
    
    In file included from ../qemu-cfi-v3/target/s390x/diag.c:21:
    ../qemu-cfi-v3/hw/s390x/ipl.h:161:23: error: field 'iplb' with variable sized type 'IplParameterBlock' (aka 'union IplParameterBlock') not at the end of a struct or class is a GNU extension [-Werror,-Wgnu-variable-sized-type-not-at-end]
        IplParameterBlock iplb;
                          ^
    ../qemu-cfi-v3/hw/s390x/ipl.h:162:23: error: field 'iplb_pv' with variable sized type 'IplParameterBlock' (aka 'union IplParameterBlock') not at the end of a struct or class is a GNU extension [-Werror,-Wgnu-variable-sized-type-not-at-end]
        IplParameterBlock iplb_pv;
    
    In this case, however, the warning is a false positive, because
    IPLBlockPV and IplBlockFcp are allocated in a union wrapped at 4K,
    making the union non-variable sized.
    
    Fix the warning by turning the two variable sized arrays into arrays
    of size 0. This avoids the compiler error and should produce the
    same code.
    
    Signed-off-by: Daniele Buono <dbuono@linux.vnet.ibm.com>
    Message-Id: <20201105221905.1350-5-dbuono@linux.vnet.ibm.com>
    Acked-by: Cornelia Huck <cohuck@redhat.com>
    Signed-off-by: Thomas Huth <thuth@redhat.com>
    dbuono authored and huth committed Nov 10, 2020
    Copy the full SHA
    a58cabd View commit details
    Browse the repository at this point in the history
  23. s390x: fix clang 11 warnings in cpu_models.c

    There are void * pointers that get casted to enums, in cpu_models.c
    Such casts can result in a small integer type and are caught as
    warnings with clang, starting with version 11:
    
    Clang 11 finds a bunch of spots in the code that trigger this new warnings:
    
    ../qemu-base/target/s390x/cpu_models.c:985:21: error: cast to smaller integer type 'S390Feat' from 'void *' [-Werror,-Wvoid-pointer-to-enum-cast]
        S390Feat feat = (S390Feat) opaque;
                        ^~~~~~~~~~~~~~~~~
    ../qemu-base/target/s390x/cpu_models.c:1002:21: error: cast to smaller integer type 'S390Feat' from 'void *' [-Werror,-Wvoid-pointer-to-enum-cast]
        S390Feat feat = (S390Feat) opaque;
                        ^~~~~~~~~~~~~~~~~
    ../qemu-base/target/s390x/cpu_models.c:1036:27: error: cast to smaller integer type 'S390FeatGroup' from 'void *' [-Werror,-Wvoid-pointer-to-enum-cast]
        S390FeatGroup group = (S390FeatGroup) opaque;
                              ^~~~~~~~~~~~~~~~~~~~~~
    ../qemu-base/target/s390x/cpu_models.c:1057:27: error: cast to smaller integer type 'S390FeatGroup' from 'void *' [-Werror,-Wvoid-pointer-to-enum-cast]
        S390FeatGroup group = (S390FeatGroup) opaque;
                              ^~~~~~~~~~~~~~~~~~~~~~
    4 errors generated.
    
    Avoid this warning by casting the pointer to uintptr_t first.
    
    Signed-off-by: Daniele Buono <dbuono@linux.vnet.ibm.com>
    Message-Id: <20201105221905.1350-3-dbuono@linux.vnet.ibm.com>
    Acked-by: Cornelia Huck <cohuck@redhat.com>
    Signed-off-by: Thomas Huth <thuth@redhat.com>
    dbuono authored and huth committed Nov 10, 2020
    Copy the full SHA
    074df27 View commit details
    Browse the repository at this point in the history
  24. qtest: Update references to parse_escape() in comments

    In commit 6103028 in 2018 we renamed the parse_escape()
    function to parse_interpolation(), but we didn't catch the references
    to this function in doc comments in libqtest.h. Update them.
    
    Signed-off-by: Peter Maydell <peter.maydell@linaro.org>
    Message-Id: <20201109162621.18885-1-peter.maydell@linaro.org>
    Reviewed-by: Thomas Huth <thuth@redhat.com>
    Signed-off-by: Thomas Huth <thuth@redhat.com>
    pm215 authored and huth committed Nov 10, 2020
    Copy the full SHA
    ad57e2b View commit details
    Browse the repository at this point in the history
  25. fuzz: add virtio-blk fuzz target

    The virtio-blk fuzz target sets up and fuzzes the available virtio-blk
    queues. The implementation is based on two files:
      - tests/qtest/fuzz/virtio_scsi_fuzz.c
      - tests/qtest/virtio_blk_test.c
    
    Signed-off-by: Dima Stepanov <dimastep@yandex-team.ru>
    Reviewed-by: Alexander Bulekov <alxndr@bu.edu>
    Message-Id: <e2405c459302ecaee2555405604975353bfa3837.1604920905.git.dimastep@yandex-team.ru>
    Signed-off-by: Thomas Huth <thuth@redhat.com>
    Dima Stepanov authored and huth committed Nov 10, 2020
    Copy the full SHA
    d4e2791 View commit details
    Browse the repository at this point in the history
  26. docs: add "page source" link to sphinx documentation

    Add a link to the top of the sidebar in every docs page that takes the
    user back to the source code in gitlab.
    
    Signed-off-by: Daniel P. Berrangé <berrange@redhat.com>
    Message-Id: <20201102130926.161183-5-berrange@redhat.com>
    Signed-off-by: Thomas Huth <thuth@redhat.com>
    berrange authored and huth committed Nov 10, 2020
    Copy the full SHA
    704a256 View commit details
    Browse the repository at this point in the history
  27. gitlab: force enable docs build in Fedora, Ubuntu, Debian

    Meson runs a test to see if Sphinx works, and automatically disables it
    on error. This can lead to the CI jobs skipping docs build without
    maintainers noticing the problem. Use --enable-docs to force a fatal
    error if Sphinx doesn't work on the jobs where we expect it to be OK.
    
    Signed-off-by: Daniel P. Berrangé <berrange@redhat.com>
    Message-Id: <20201102130926.161183-3-berrange@redhat.com>
    Reviewed-by: Philippe Mathieu-Daudé <philmd@redhat.com>
    Tested-by: Philippe Mathieu-Daudé <philmd@redhat.com>
    Signed-off-by: Thomas Huth <thuth@redhat.com>
    berrange authored and huth committed Nov 10, 2020
    Copy the full SHA
    d0f26e6 View commit details
    Browse the repository at this point in the history
  28. gitlab: publish the docs built during CI

    Most of the build jobs will create the sphinx documentation. If we
    expose this as an artifact of a "pages" job in a "public" directory, it
    will get published using GitLab Pages. This means a user can push a
    branch with docs changes to GitLab and view the results at
    
      https://yourusername.gitlab.io/qemu/
    
    Signed-off-by: Daniel P. Berrangé <berrange@redhat.com>
    Message-Id: <20201102130926.161183-2-berrange@redhat.com>
    Reviewed-by: Philippe Mathieu-Daudé <philmd@redhat.com>
    Tested-by: Philippe Mathieu-Daudé <philmd@redhat.com>
    Signed-off-by: Thomas Huth <thuth@redhat.com>
    berrange authored and huth committed Nov 10, 2020
    Copy the full SHA
    4daa905 View commit details
    Browse the repository at this point in the history
  29. configure: surface deprecated targets in the help output

    Show the targets but keep them separate from the main list.
    
    Signed-off-by: Alex Bennée <alex.bennee@linaro.org>
    Message-Id: <20201029201449.6926-1-alex.bennee@linaro.org>
    Reviewed-by: Philippe Mathieu-Daudé <philmd@redhat.com>
    Tested-by: Philippe Mathieu-Daudé <philmd@redhat.com>
    Reviewed-by: Thomas Huth <thuth@redhat.com>
    Signed-off-by: Thomas Huth <thuth@redhat.com>
    stsquad authored and huth committed Nov 10, 2020
    Copy the full SHA
    2deca81 View commit details
    Browse the repository at this point in the history
  30. fuzz: Make fork_fuzz.ld compatible with LLVM's LLD

    LLVM's linker, LLD, supports the keyword "INSERT AFTER", starting with
    version 11.
    However, when multiple sections are defined in the same "INSERT AFTER",
    they are added in a reversed order, compared to BFD's LD.
    
    This patch makes fork_fuzz.ld generic enough to work with both linkers.
    Each section now has its own "INSERT AFTER" keyword, so proper ordering is
    defined between the sections added.
    
    Signed-off-by: Daniele Buono <dbuono@linux.vnet.ibm.com>
    Message-Id: <20201105221905.1350-2-dbuono@linux.vnet.ibm.com>
    Reviewed-by: Alexander Bulekov <alxndr@bu.edu>
    Tested-by: Alexander Bulekov <alxndr@bu.edu>
    Signed-off-by: Thomas Huth <thuth@redhat.com>
    dbuono authored and huth committed Nov 10, 2020
    Copy the full SHA
    aba378d View commit details
    Browse the repository at this point in the history
  31. scripts/oss-fuzz: give all fuzzers -target names

    We switched to hardlinks in
    a942f64 ("scripts/oss-fuzz: use hardlinks instead of copying")
    
    The motivation was to conserve space (50 fuzzers built with ASAN, can
    weigh close to 9 GB).
    
    Unfortunately, OSS-Fuzz (partially) treated the underlying copy of the
    fuzzer as a standalone fuzzer. To attempt to fix, we tried:
    
    f8b8f37 ("scripts/oss-fuzz: rename bin/qemu-fuzz-i386")
    
    This was also not a complete fix, because though OSS-Fuzz
    ignores the renamed fuzzer, the underlying ClusterFuzz, doesn't:
    https://storage.googleapis.com/clusterfuzz-builds/qemu/targets.list.address
    https://oss-fuzz-build-logs.storage.googleapis.com/log-9bfb55f9-1c20-4aa6-a49c-ede12864eeb2.txt
    (clusterfuzz still lists qemu-fuzz-i386.base as a fuzzer)
    
    This change keeps the hard-links, but makes them all point to a file
    with a qemu-fuzz-i386-target-.. name. If we have targets, A, B, C, the
    result will be:
    
    qemu-fuzz-i386-target-A (base file)
    qemu-fuzz-i386-target-B -> qemu-fuzz-i386-target-A
    qemu-fuzz-i386-target-C -> qemu-fuzz-i386-target-A
    
    The result should be that every file that looks like a fuzzer to
    OSS-Fuzz/ClusterFuzz, can run as a fuzzer (we don't have a separate base
    copy). Unfortunately, there is not simple way to test this locally.
    
    In the future, it might be worth it to link the majority of QEMU in as a
    shared-object (see google/oss-fuzz#4575 )
    
    Signed-off-by: Alexander Bulekov <alxndr@bu.edu>
    Message-Id: <20201108171136.160607-1-alxndr@bu.edu>
    Signed-off-by: Thomas Huth <thuth@redhat.com>
    a1xndr authored and huth committed Nov 10, 2020
    Copy the full SHA
    bb451d2 View commit details
    Browse the repository at this point in the history
  32. docs/fuzz: update fuzzing documentation post-meson

    Signed-off-by: Alexander Bulekov <alxndr@bu.edu>
    Message-Id: <20201106180600.360110-3-alxndr@bu.edu>
    Signed-off-by: Thomas Huth <thuth@redhat.com>
    a1xndr authored and huth committed Nov 10, 2020
    Copy the full SHA
    e6a3e13 View commit details
    Browse the repository at this point in the history
  33. docs/fuzz: rST-ify the fuzzing documentation

    Signed-off-by: Alexander Bulekov <alxndr@bu.edu>
    Message-Id: <20201106180600.360110-2-alxndr@bu.edu>
    Signed-off-by: Thomas Huth <thuth@redhat.com>
    a1xndr authored and huth committed Nov 10, 2020
    Copy the full SHA
    f3a0208 View commit details
    Browse the repository at this point in the history
Older