

# TRINITY COLLEGE DUBLIN THE UNIVERSITY OF DUBLIN

**Faculty of Engineering, Mathematics and Science**

**School of Computer Science & Statistics**

**Integrated Engineering  
Year 3 Annual Examinations**

**Trinity Term 2015**

## **3D2 Microprocessor Systems 2**

**Thursday 30 April 2015**

**Sports Centre**

**09:30 – 11:30**

**Dr Mike Brady**

---

### **Instructions to Candidates:**

Attempt **two** questions. All questions carry equal marks. Each question is scored out of a total of 20 marks.

You may not start this examination until you are instructed to do so by the Invigilator.

### **Materials permitted for this examination:**

A two-page document, entitled "*Pthread Types and Function Prototypes*" accompanies this examination paper.

Non-programmable calculators are permitted for this examination — please indicate the make and model of your calculator on each answer book used.

1. (a) Give an account of pipelining and how it can improve the performance of a processor. In your answer, explain how and why the full potential of pipelines is not always achievable. [10 marks]
- (b) Explain how a cache works. Give a worked example of how cache would speed up the execution of a program loop designed to calculate the average of 1,000 integers stored sequentially in memory, given 10 ns memory access time, cache with an idealised access time of 0 ns and a processor that can execute a complete instruction every 1 ns, provided the instruction and data are in cache. [10 marks]

2. (a) Compare and contrast polled and interrupt-driven I/O. In your answer, highlight the advantages and drawbacks of each approach. For example, given that polling is so simple, why is it not used all the time, and given that interrupt handling is so processor efficient, why is it not used all the time? [8 marks]

- (b) A system has four push-button switches S1, S2, S3 and S4 and four light-emitting diodes (LEDs) L1, L2, L3 and L4, much as you would have seen on the ARM boards. Write a fragment of ARM assembly language, complete with any equates and memory reservations needed, so that whenever a switch is pressed, the state of the corresponding LED should toggle, that is, it should change state — if it was lit it should go dim, and if it was dim it should be lit.

Assume the switches are connected to location 0xE0040002 in bit positions 0, 1, 2 and 3 respectively such that the a bit is 1 if its switch is pressed and 0 otherwise, with no switch bounce.

Assume that the LEDs are connected to location 0xE0040004 in bit positions 0, 1, 2 and 3 respectively. To light a LED, set its bit to 1; to make it dim, set its bit to 0. Assume the other four bits in that location are "don't cares" — i.e. it doesn't matter what values you set them to. Assume that 0xE0040004 is write-only, i.e. that you can't read back values from it, and explain why this assumption is important. [12 marks]

3. (a) What is the purpose of different modes of operation of a processor, such as the different modes that are provided on the ARM processor? What are the extra registers for? [4 marks]
- (b) What are desirable properties of an interrupt handler and why are they desirable? [4 marks]
- (c) Write an interrupt handler which is called every 1 ms and which provides a debounced version of a push button switch's input. When pressed or release, the switch's output may bounce between its initial value and its final value for up to 7 ms. The switch is connected to bit 0 of location 0xE0040006 and the debounced version of it should be maintained at bit 0 of a location in RAM labelled CLEANSWITCH. [12 marks]

## ASCII Code

Row Number	Column Number							
	000	001	010	011	100	101	110	111
0000	<i>NUL</i>	<i>DLE</i>	␣	0	@	P	`	p
0001	<i>SOH</i>	<i>DC1</i>	!	1	A	Q	a	q
0010	<i>STX</i>	<i>DC2</i>	"	2	B	R	b	r
0011	<i>ETX</i>	<i>DC3</i>	#	3	C	S	c	s
0100	<i>EOT</i>	<i>DC4</i>	\$	4	D	T	d	t
0101	<i>ENQ</i>	<i>NAK</i>	%	5	E	U	e	u
0110	<i>ACK</i>	<i>SYN</i>	&	6	F	V	f	v
0111	<i>BELL</i>	<i>ETB</i>	'	7	G	W	g	w
1000	<i>BS</i>	<i>CAN</i>	(	8	H	X	h	x
1001	<i>HT</i>	<i>EM</i>	)	9	I	Y	i	y
1010	<i>LF</i>	<i>SUB</i>	*	:	J	Z	j	z
1011	<i>VT</i>	<i>ESC</i>	+	;	K	[	k	{
1100	<i>FF</i>	<i>FS</i>	,	<	L	\	l	
1101	<i>CR</i>	<i>GS</i>	-	=	M	]	m	}
1110	<i>SO</i>	<i>RS</i>	.	>	N	^	n	~
1111	<i>SI</i>	<i>US</i>	/	?	O	_	o	<i>DEL</i>

The ASCII code of a character is found by combining its Column Number (given in 3-bit binary) with its Row Number (given in 4-bit binary).

The Column Number forms bits 6, 5 and 4 of the ASCII, and the Row Number forms bits 3, 2, 1 and 0 of the ASCII.

Example of use: to get ASCII code for letter "n", locate it in Column **110**, Row **1110**. Hence its ASCII code is **1101110**.

The **Control Code** mnemonics are given in italics above; e.g. *CR* for Carriage Return, *LF* for Line Feed, *BELL* for the Bell, *DEL* for Delete.

The Space is ASCII 0100000, and is shown as ␣ here.

Key to Tables			
{cond}	Refer to <b>Table Condition Field</b> . Omit for unconditional execution.	{endianness}	
<Operand2>	Refer to <b>Table Flexible Operand 2</b> . Shift and rotate are only available as part of Operand2.	<a_mode2>	Can be BE (Big Endian) or LE (Little Endian).
<fields>	Refer to <b>Table PSR fields</b> .	<a_mode2p>	Refer to <b>Table Addressing Mode 2 (Post-indexed only)</b> .
<PSR>	Either CPSR (Current Processor Status Register) or SPSR (Saved Processor Status Register)	<a_mode3>	Refer to <b>Table Addressing Mode 3</b> .
{S}	Updates condition flags if S present.	<a_mode4L>	Refer to <b>Table Addressing Mode 4 (Block load or Stack pop)</b> .
C*, V*	Flag is unpredictable in Architecture v4 and earlier, unchanged in Architecture v5 and later.	<a_mode4S>	Refer to <b>Table Addressing Mode 4 (Block store or Stack push)</b> .
Q	Flag is unpredictable in Architecture v4 and earlier, unchanged in Architecture v5 and later.	<a_mode5>	Refer to <b>Table Addressing Mode 5</b> .
GE	Sticky flag. Always updates on overflow (no S option). Read and reset using MRS and MSR.	<reglist>	A comma-separated list of registers, enclosed in braces { }.
x, Y	B meaning half-register [15:0], or T meaning [31:16].	<reglist--PC>	As <reglist>, must not include the PC.
<imed_8r>	A 32-bit constant, formed by right-rotating an 8-bit value by an even number of bits.	<reglist+PC>	Updates base register after data transfer if ! present.
{X}	RdX is Rs rotated 16 bits if X present. Otherwise, RdX is Rs.	{I}	+ or - (I may be omitted).
<prefix>	Refer to <b>Table Prefixes for Parallel Instructions</b>	\$/	Refer to <b>Table ARM architecture versions</b> .
<p_mode>	Refer to <b>Table Processor Modes</b>	<flags>	Interrupt flags. One or more of a, i, f (abort, interrupt, fast interrupt).
R13m	R13 for the processor mode specified by <p_mode>	{R}	Rounds result to nearest if R present, otherwise truncates result.

[illegible]

## ARM Addressing Modes Quick Reference Card

Operation	Assembler	S updates	Q	GE Action
<b>Parallel arithmetic</b>				
Halfword-wise addition	<prefix>ADD16{cond} Rd, Rn, Rm		GE	Rd[31:16] := Rn[31:16] + Rm[31:16], Rd[15:0] := Rn[15:0] + Rm[15:0]
Halfword-wise subtraction	<prefix>SUB16{cond} Rd, Rn, Rm		GE	Rd[31:16] := Rn[31:16] - Rm[31:16], Rd[15:0] := Rn[15:0] - Rm[15:0]
Byte-wise addition	<prefix>ADD8{cond} Rd, Rn, Rm		GE	Rd[31:24] := Rn[31:24] + Rm[31:24], Rd[23:16] := Rn[23:16] + Rm[23:16], Rd[15:8] := Rn[15:8] + Rm[15:8], Rd[7:0] := Rn[7:0] + Rm[7:0]
Byte-wise subtraction	<prefix>SUB8{cond} Rd, Rn, Rm		GE	Rd[31:24] := Rn[31:24] - Rm[31:24], Rd[23:16] := Rn[23:16] - Rm[23:16], Rd[15:8] := Rn[15:8] - Rm[15:8], Rd[7:0] := Rn[7:0] - Rm[7:0]
Halfword-wise exchange, add, subtract	<prefix>ADDSUBX{cond} Rd, Rn, Rm		GE	Rd[31:16] := Rn[31:16] + Rm[15:0], Rd[15:0] := Rn[15:0] - Rm[31:16]
Halfword-wise exchange, subtract, add	<prefix>SUBSDX{cond} Rd, Rn, Rm		GE	Rd[31:16] := Rn[31:16] - Rm[15:0], Rd[15:0] := Rn[15:0] + Rm[31:16]
Unsigned sum of absolute differences and accumulate	USAD8{cond} Rd, Rm, Rs			Rd := Abs(Rm[15:8] - Rs[15:8]) + Abs(Rm[7:0] - Rs[7:0])
	USADA8{cond} Rd, Rm, Rs, Rn			Rd := Rn + Abs(Rm[31:24] - Rs[31:24]) + Abs(Rm[23:16] - Rs[23:16]) + Abs(Rm[15:8] - Rs[15:8]) + Abs(Rm[7:0] - Rs[7:0])
<b>Move</b>				
Move	MOV{cond} {S} Rd, <Operand2>	N Z C		Rd := Operand2
NOT	MVN{cond} {S} Rd, <Operand2>	N Z C		Rd := 0xFFFFFFFF EOR Operand2
PSR to register	MRS{cond} Rd, <PSR>	N Z C		Rd := PSR
register to PSR	MSR{cond} <PSR>_<fields>, Rm			PSR := Rm (selected bytes only)
immediate to PSR	MSR{cond} <PSR>_<fields>, #<immed_br>			PSR := immed_br (selected bytes only)
40-bit accumulator to register	XS MRA{cond} RdLo, RdHi, Ac			RdLo := Ac[31:0], RdHi := Ac[39:32]
register to 40-bit accumulator	XS MAR{cond} Ac, RdLo, RdHi			Ac[31:0] := RdLo, Ac[39:32] := RdHi
Copy	CPY{cond} Rd, <Operand2>			Rd := Operand2
<b>Logical</b>				
Test	TST{cond} Rn, <Operand2>	N Z C		Update CPSR flags on Rn AND Operand2
Test equivalence	TEQ{cond} Rn, <Operand2>	N Z C		Update CPSR flags on Rn AND Operand2
AND	AND{cond} {S} Rd, Rn, <Operand2>	N Z C		Rd := Rn AND Operand2
EOR	EOR{cond} {S} Rd, Rn, <Operand2>	N Z C		Rd := Rn EOR Operand2
ORR	ORR{cond} {S} Rd, Rn, <Operand2>	N Z C		Rd := Rn OR Operand2
Bit Clear	BIC{cond} {S} Rd, Rn, <Operand2>	N Z C		Rd := Rn AND NOT Operand2
<b>Compare</b>				
Compare	CMP{cond} Rn, <Operand2>	N Z C V		Update CPSR flags on Rn - Operand2
negative	CMN{cond} Rn, <Operand2>	N Z C V		Update CPSR flags on Rn + Operand2
<b>Saturate</b>				
Signed saturate word, right shift	SSAT{cond} Rd, #<sat>, Rm{, ASR <sh>}	Q		Rd := SignedSat((Rm ASR sh), sat, <sat> range 0-31, <sh> range 1-32.
left shift	SSAT{cond} Rd, #<sat>, Rm{, LSL <sh>}	Q		Rd := SignedSat((Rm LSL sh), sat, <sat> range 0-31, <sh> range 0-31.
Signed saturate two halfwords	SSAT16{cond} Rd, #<sat>, Rm	Q		Rd[31:16] := SignedSat(Rm[31:16], sat), <sat> range 0-15.
Unsigned saturate word, right shift	USAT{cond} Rd, #<sat>, Rm{, ASR <sh>}	Q		Rd := UnsignedSat((Rm ASR sh), sat, <sat> range 0-31, <sh> range 1-32.
left shift	USAT{cond} Rd, #<sat>, Rm{, LSL <sh>}	Q		Rd := UnsignedSat((Rm LSL sh), sat, <sat> range 0-31, <sh> range 0-31.
Unsigned saturate two halfwords	USAT16{cond} Rd, #<sat>, Rm	Q		Rd[31:16] := UnsignedSat(Rm[31:16], sat), <sat> range 0-15.

# ARM Instruction Set Quick Reference Card

Operation	\$	Assembler	Action	Notes
<b>Pack</b>	6	PKHBT {cond} Rd, Rn, Rm{, LSL, #<sh>}	Rd[15:0] := Rn[15:0], Rd[31:16] := (Rm LSL, sh)[31:16], sh 0-31.	
	6	PKHTB {cond} Rd, Rn, Rm{, ASR, #<sh>}	Rd[31:16] := Rn[31:16], Rd[15:0] := (Rm ASR, sh)[15:0], sh 1-32.	
<b>Signed extend</b>	6	SXTBH {cond} Rd, Rm{, ROR, #<sh>}	Rd[31:16] := SignExtend(Rm ROR (8 * sh)[15:0]), sh 0-3.	
	6	SXTB16 {cond} Rd, Rm{, ROR, #<sh>}	Rd[31:16] := SignExtend(Rm ROR (8 * sh)[7:0]), sh 0-3.	
	6	SXTB {cond} Rd, Rm{, ROR, #<sh>}	Rd[31:0] := SignExtend(Rm ROR (8 * sh)[15:0]), sh 0-3.	
<b>Unsigned extend</b>	6	UXTBH {cond} Rd, Rm{, ROR, #<sh>}	Rd[31:16] := ZeroExtend(Rm ROR (8 * sh)[15:0]), sh 0-3.	
	6	UXTB16 {cond} Rd, Rm{, ROR, #<sh>}	Rd[31:16] := ZeroExtend(Rm ROR (8 * sh)[7:0]), sh 0-3.	
	6	UXTB {cond} Rd, Rm{, ROR, #<sh>}	Rd[31:0] := ZeroExtend(Rm ROR (8 * sh)[7:0]), sh 0-3.	
<b>Signed extend with add</b>	6	SXTAB {cond} Rd, Rn, Rm{, ROR, #<sh>}	Rd[31:0] := Rn[31:0] + SignExtend(Rm ROR (8 * sh)[15:0]), sh 0-3.	
	6	SXTAB16 {cond} Rd, Rn, Rm{, ROR, #<sh>}	Rd[31:16] := Rn[31:16] + SignExtend(Rm ROR (8 * sh)[23:16]), sh 0-3.	
	6	SXTAB {cond} Rd, Rn, Rm{, ROR, #<sh>}	Rd[15:0] := Rn[15:0] + SignExtend(Rm ROR (8 * sh)[7:0]), sh 0-3.	
<b>Unsigned extend with add</b>	6	UXTAB {cond} Rd, Rn, Rm{, ROR, #<sh>}	Rd[31:0] := Rn[31:0] + ZeroExtend(Rm ROR (8 * sh)[15:0]), sh 0-3.	
	6	UXTAB16 {cond} Rd, Rn, Rm{, ROR, #<sh>}	Rd[31:16] := Rn[31:16] + ZeroExtend(Rm ROR (8 * sh)[23:16]), sh 0-3.	
	6	UXTAB {cond} Rd, Rn, Rm{, ROR, #<sh>}	Rd[15:0] := Rn[15:0] + ZeroExtend(Rm ROR (8 * sh)[7:0]), sh 0-3.	
<b>Reverse bytes</b>	6	REV {cond} Rd, Rm	Rd[31:24] := Rm[7:0], Rd[23:16] := Rm[15:8], Rd[15:8] := Rm[23:16], Rd[7:0] := Rm[31:24]	
	6	REV16 {cond} Rd, Rm	Rd[15:8] := Rm[7:0], Rd[7:0] := Rm[15:8], Rd[31:24] := Rm[23:16], Rd[23:16] := Rm[31:24]	
	6	REVSH {cond} Rd, Rm	Rd[31:16] := Rm[7:0], Rd[7:0] := Rm[15:8], Rd[31:16] := Rm[7:0] * &FFFF	
<b>Select</b>	6	SEL {cond} Rd, Rn, Rm	Rd[7:0] := Rn[7:0] if CBE[0] = 1, else Rd[7:0] := Rm[7:0] Bsel[15:8], [23:16], [31:24] selected similarly by GE[1], GE[2], GE[3]	
<b>Branch</b>		Branch		
		with link	R14 := address of next instruction, R15 := label	Label must be within ±32Mb of current instruction.
	4T, 5	BX {cond} label	R15 := Rm, Change to Thumb if Rm[0] is 1	Label must be within ±32Mb of current instruction.
	5T	BLX label	R14 := address of next instruction, R15 := label, Change to Thumb	Cannot be conditional, label must be within ±32Mb of current instruction.
	5	BLX {cond} Rm	R14 := address of next instruction, R15 := Rm[31:1] Change to Thumb if Rm[0] is 1	
	5T, 6	BLXJ {cond} Rm	Change to Java state	
<b>Processor state change</b>	6	CPSID <!flags> {, #<p_mode>}	Disable specified interrupts, optional change mode.	Cannot be conditional.
	6	CPSIE <!flags> {, #<p_mode>}	Enable specified interrupts, optional change mode.	Cannot be conditional.
	6	CPS #<p_mode>	Sets endianness for loads and saves.	Cannot be conditional.
	6	SETEND <endianness>	<endianness> can be BE (Big Endian) or LE (Little Endian).	Cannot be conditional.
	6	SRS<a_mode4S> #<p_mode> {!}	[R13m] := R14, [R13m + 4] := CPSR	Cannot be conditional.
	6	RFB<a_mode4L> Rn{!}	PC := [Rn], CPSR := [Rn + 4]	Cannot be conditional.
	5	BKPT <!immed, 1-6>	Prefetch abort or enter debug state.	Cannot be conditional.
<b>Software interrupt</b>		SWI {cond} <!immed, 2-4>	Software interrupt processor exception.	24-bit value encoded in instruction.
<b>No Op</b>	5	NOP	None	

## ARM Addressing Modes Quick Reference Card

Operation	\$	Assembler	Action	Notes
<b>Load</b>	Word	LDRL{cond} Rd, <a_mode2> LDRL{cond} r Rd, <a_mode2P> LDRL{cond} R15, <a_mode2>	Rd := [address]  R15 := [address][3:1] (§ 5T: Change to Thumb if [address][0] is 1) Rd := ZeroExtended[byte from address]	Rd must not be R15. Rd must not be R15.
	Byte	LDRL{cond} B Rd, <a_mode2> LDRL{cond} BT Rd, <a_mode2P>	Rd := SignExtended[byte from address]	Rd must not be R15. Rd must not be R15.
	Halfword	LDRL{cond} H Rd, <a_mode3> LDRL{cond} SH Rd, <a_mode3>	Rd := ZeroExtended[halfword from address] Rd := SignExtended[halfword from address]	Rd must not be R15. Rd must not be R15.
	Doubleword	LDRL{cond} D Rd, <a_mode3> LDRL{cond} <a_mode4L> Rn{i}, <reglist-PC> LDRL{cond} <a_mode4L> Rn{i}, <reglist-PC>	Rd := [address], Rd(i+1) := [address + 4] Load list of registers from [Rn] (§ 5T: Change to Thumb if [address][0] is 1) Load registers, R15 := [address][3:1] Load registers, branch (§ 5T: and exchange), CPSR := SP9R Load list of User mode registers from [Rn] Memory may prepare to load from address Rd := [Rn], tag address as exclusive access Outstanding tag set if not shared address	Rd must not be R15. Rd must not be R15.
<b>Load multiple</b>	Pop, or Block data load return (and exchange)  and restore CPSR User mode registers Memory system hint Semaphore operation	LDML{cond} <a_mode4L> Rn{i}, <reglist-PC> LDML{cond} <a_mode4L> Rn, <reglist-PC> SE* PLD <a_mode2> LDREX{cond} Rd, [Rn]		Use from exception modes only. Use from privileged modes only. Cannot be conditional. Rd, Rn must not be R15.
<b>Store</b>	Word User mode privilege Byte User mode privilege Halfword Doubleword Push, or Block data store User mode registers Semaphore operation	STR{cond} Rd, <a_mode2> STR{cond} r Rd, <a_mode2P> STR{cond} B Rd, <a_mode2> STR{cond} BT Rd, <a_mode2P> STR{cond} H Rd, <a_mode3> STR{cond} D Rd, <a_mode3> STR{cond} <a_mode4S> Rn{i}, <reglist-PC> STR{cond} <a_mode4S> Rn{i}, <reglist-PC> STREX{cond} Rd, Rn, [Rn]	[address] := Rd [address] := Rd [address][7:0] := Rd[7:0] [address][7:0] := Rd[7:0] [address][15:0] := Rd[15:0] [address] := Rd, [address + 4] := Rd(i+1) Store list of registers to [Rn] Store list of User mode registers to [Rn] [Rn] := Rn if allowed. Rd := 0 if successful, else 1	Rd must be even, and not R14. Use from privileged modes only. Rd, Rn, Rn must not be R15.
<b>Store exclusive</b>	Word Byte	SWP{cond} Rd, Rn, [Rn] SWP{cond} B Rd, Rn, [Rn]	temp := [Rn], [Rn] := Rn, Rd := temp temp := ZeroExtended([Rn][7:0]), [Rn][7:0] := Rn[7:0], Rd := temp	
<b>Swap</b>	Word Byte			



## ARM Addressing Modes Quick Reference Card

Addressing Mode 2 - Word and Unsigned Byte Data Transfer			
Pre-indexed	Immediate offset	[Rn], #+/-<immed_12> {1}	Equivalent to [Rn,#0]
	Zero offset	[Rn], +/-Rm {1}	
	Register offset	[Rn], +/-Rm, LSL #<shift> {1}	Allowed shifts 0-31
	Scaled register offset	[Rn], +/-Rm, LSR #<shift> {1}	Allowed shifts 1-32
Post-indexed	Immediate offset	[Rn], +/-Rm, ASR #<shift> {1}	Allowed shifts 1-32
		[Rn], +/-Rm, ROR #<shift> {1}	Allowed shifts 1-31
		[Rn], #+/-<immed_12>	
		[Rn], +/-Rm	
		[Rn], +/-Rm, LSL #<shift>	Allowed shifts 0-31
	Scaled register offset	[Rn], +/-Rm, LSR #<shift>	Allowed shifts 1-32
		[Rn], +/-Rm, ASR #<shift>	Allowed shifts 1-32
		[Rn], +/-Rm, ROR #<shift>	Allowed shifts 1-31
		[Rn], +/-Rm, RRRX	
Addressing Mode 2 (Post-indexed only)			
Post-indexed	Immediate offset	[Rn], #+/-<immed_12>	Equivalent to [Rn,#0]
	Zero offset	[Rn]	
	Register offset	[Rn], +/-Rm	Allowed shifts 0-31
	Scaled register offset	[Rn], +/-Rm, LSL #<shift>	Allowed shifts 1-32
		[Rn], +/-Rm, LSR #<shift>	Allowed shifts 1-32
		[Rn], +/-Rm, ASR #<shift>	Allowed shifts 1-32
		[Rn], +/-Rm, ROR #<shift>	Allowed shifts 1-31
		[Rn], +/-Rm, RRRX	
Addressing Mode 3 - Halfword, Signed Byte, and Doubleword Data Transfer			
Pre-indexed	Immediate offset	[Rn], #+/-<immed_8> {1}	Equivalent to [Rn,#0]
Zero offset	[Rn], +/-Rm {1}		
Register	[Rn], #+/-<immed_8>		
Post-indexed	Immediate offset	[Rn], #+/-<immed_8>	
Register	[Rn], +/-Rm		
Addressing Mode 4 - Multiple Data Transfer			
Block load		Stack pop	
IA	Increment After	FD	Full Descending
IB	Increment Before	ED	Empty Descending
DA	Decrement After	PA	Full Ascending
DB	Decrement Before	EA	Empty Ascending
Block store		Stack push	
IA	Increment After	EA	Empty Ascending
IB	Increment Before	PA	Full Ascending
DA	Decrement After	ED	Empty Descending
DB	Decrement Before	FD	Full Descending
Addressing Mode 5 - Coprocessor Data Transfer			
Pre-indexed	Immediate offset	[Rn], #+/-<immed_8*4> {1}	Equivalent to [Rn,#0]
Zero offset	[Rn]		
Post-indexed	Immediate offset	[Rn], #+/-<immed_8*4>	
Undindexed	No offset	[Rn], {8-bit copro. option}	

ARM architecture versions	
<i>n</i>	ARM architecture version <i>n</i> and above.
<i>nT, nJ</i>	T or J variants of ARM architecture version <i>n</i> and above.
<i>M</i>	ARM architecture version 3M, and 4 and above, except xM variants.
<i>mE</i>	All E variants of ARM architecture version <i>n</i> and above.
<i>mE*</i>	E variants of ARM architecture version <i>n</i> and above, except xP variants.
<i>XS</i>	XScale coprocessor instruction

Flexible Operand 2	
Immediate value	#<immed_8>
Logical shift left immediate	Rm, LSL #<shift>
Logical shift right immediate	Rm, LSR #<shift>
Arithmetic shift right immediate	Rm, ASR #<shift>
Rotate right immediate	Rm, ROR #<shift>
Register	Rm, RRRX
Rotate right extended	Rm, RRRX
Logical shift left register	Rm, LSL Rs
Logical shift right register	Rm, LSR Rs
Arithmetic shift right register	Rm, ASR Rs
Rotate right register	Rm, ROR Rs

PSR fields (use at least one suffix)	
Suffix	Meaning
C	Control field mask byte
F	Flags field mask byte
S	Status field mask byte
X	Extension field mask byte
	PSR[7:0]
	PSR[31:24]
	PSR[23:16]
	PSR[15:8]

Condition Field	
Mnemonic	Description (VFP)
EQ	Equal
NE	Not equal
CS / HS	Carry Set / Unsigned higher or same
CC / LO	Carry Clear / Unsigned lower
MI	Negative
PL	Positive or zero
VS	Overflow
VC	No overflow
HI	Unsigned higher
LS	Unsigned lower or same
GE	Signed greater than or equal
LT	Signed less than
GT	Signed greater than
LE	Signed less than or equal
AL	Always (normally omitted)

Processor Modes	
16	User
17	FIQ Fast Interrupt
18	IRQ Interrupt
19	Supervisor
23	Abort
27	Underfired
31	System
Prefixes for Parallel Instructions	
S	Signed arithmetic modulo 2 <sup>6</sup> or 2 <sup>16</sup> , sets CPSR GE bits
Q	Signed saturating arithmetic
SH	Signed arithmetic, halving results
U	Unsigned arithmetic modulo 2 <sup>6</sup> or 2 <sup>16</sup> , sets CPSR GE bits
UQ	Unsigned saturating arithmetic
UH	Unsigned arithmetic, halving results

## ARM Addressing Modes Quick Reference Card

Coprocessor operations	§	Assembler	Action	Notes
Data operations	2	CDP{cond} <copr>, <op1>, CRd, CRn, CRm{, <op2>}	Coprocessor dependent	
Alternative data operations	5	CDP2 <copr>, <op1>, CRd, CRn, CRm{, <op2>}	Coprocessor dependent	Cannot be conditional.
Move to ARM register from coprocessor	2	MRC{cond} <copr>, <op1>, Rd, CRn, CRm{, <op2>}	Coprocessor dependent	
Alternative move	3	MRC2 <copr>, <op1>, Rd, CRn, CRm{, <op2>}	Coprocessor dependent	Cannot be conditional.
Two ARM register move	5E*	MRRCC{cond} <copr>, <op1>, Rd, Rn, CRm	Coprocessor dependent	
Alternative two ARM register move	6	MRRC2 <copr>, <op1>, Rd, Rn, CRm	Coprocessor dependent	Cannot be conditional.
Move to coproc from ARM reg	2	MRC{cond} <copr>, <op1>, Rd, CRn, CRm{, <op2>}	Coprocessor dependent	
Alternative move	5E*	MCR2 <copr>, <op1>, Rd, CRn, CRm{, <op2>}	Coprocessor dependent	Cannot be conditional.
Two ARM register move	6	MCR22 <copr>, <op1>, Rd, Rn, CRm	Coprocessor dependent	Cannot be conditional.
Alternative two ARM register move	2	LDCC{cond} <copr>, CRd, <a_mode5>	Coprocessor dependent	
Alternative loads	5	LDCC2 <copr>, CRd, <a_mode5>	Coprocessor dependent	Cannot be conditional.
Store	2	STC{cond} <copr>, CRd, <a_mode5>	Coprocessor dependent	
Alternative stores	5	STC2 <copr>, CRd, <a_mode5>	Coprocessor dependent	Cannot be conditional.

## Proprietary Notice

Words and logos marked with ® or ™ are registered trademarks or trademarks owned by ARM Limited. Other brands and names mentioned herein may be the trademarks of their respective owners.

Neither the whole nor any part of the information contained in, or the product described in, this document may be adapted or reproduced in any material form except with the prior written permission of the copyright holder.

The product described in this document is subject to continuous developments and improvements. All particulars of the product and its use contained in this document are given by ARM in good faith. However, all warranties implied or expressed, including but not limited to implied warranties of merchantability, or fitness for purpose, are excluded.

This reference card is intended only to assist the reader in the use of the product. ARM Ltd shall not be liable for any loss or damage arising from the use of any information in this reference card, or any error or omission in such information, or any incorrect use of the product.

## Document Number

ARM QRC 0001H

## Change Log

Issue	Date	By	Change
A	June 1995	BJH	First Release
B	Sept 1996	BJH	Second Release
C	Nov 1998	BJH	Third Release
D	Oct 1999	CKS	Fourth Release
E	Oct 2000	CKS	Fifth Release
F	Sept 2001	CKS	Sixth Release
G	Jan 2003	CKS	Seventh Release
H	Oct 2003	CKS	Eighth Release