UNIVERSITY OF DUBLIN TRINITY COLLEGE

Faculty of Engineering, Mathematics and Science

School of Computer Science & Statistics

Integrated Engineering Year 3 Examination

Trinity Term 2013

3D2 Microprocessor Systems 2

Monday April 29, 2013

Sports Centre (455)

09:30-11:30

Dr Mike Brady

Instructions to Candidates:

Attempt **two** questions. All questions carry equal marks. Each question is scored out of a total of 20 marks.

You may not start this examination until you are instructed to do so by the Invigilator.

Materials permitted for this examination:

An ASCII code table (one page) and an ARM Instruction Set Summary (six pages) accompany this examination paper.


Non-programmable calculators are permitted for this examination — please indicate the make and model of your calculator on each answer book used.

 (a) Explain how a pipelined architecture can speed up the execution of instructions on a processor. Explain the issues that can slow a pipeline down and discuss ways of getting around some of these problems.

[10 marks]

(b) List the components and properties of the memory hierarchy, and hence explain why a memory hierarchy seems to be necessary in the first place.
 Describe the function and operation of cache memories. In your answer, discuss the different types of cache organization and replacement polices, and list their advantages and disadvantages. [10 marks]

- (a) Two ways to detect activity on peripheral interfaces are by *polling* and by interrupt handling. Briefly explain both approaches, and explain the difference between them.
 [5 marks]
 - (b) Imagine you have a 16-key keypad (see diagram) where the the keys are arranged as a four-by-four square, interfaced to your computer at location 0xE0F05204, providing a 2-of-8 code for each key. When a key is pressed, the value of its row line and its column line, which are normally 1, are pulled down to 0.



When a key is pressed, it *bounces*; as it changes state (from open to closed or from closed to open), the springiness and inertia of the moving parts combine to make the electronic contacts open and close rapidly and irregularly for a short period, less than 5 milliseconds, making the output code change rapidly before finally settling down its true value.

Write a polling subroutine that reliably returns, in R0, the ASCII code of a key when it is pressed. Explain clearly how your subroutine works.

[15 marks]

- 3. (a) What are the differences between an IRQ and a FIQ? [2 marks]
 - (b) What is meant by latency in the context of an interrupt handler. [2 marks]
 - (c) Explain the difference between vectored and non-vectored interrupt handling. Which is better? [4 marks]
 - (d) Design and write the code for a main program and an interrupt handler, to make an LED flash a particular number of times. The interrupt handler is called by a timer interrupt every one millisecond (1 ms). Each flash of the LED should consist of 60 ms of the LED being lit followed by 40 ms of the LED being off; thus, for example, it would take 5 seconds to flash the LED 50 times. When the LED has flashed the required number of times, it should remain dim for a further 500 ms.

Do not attempt to write the timer initialisation code. Assume it has already been set up—your code doesn't have to do any further setup. Just write a comment in your code where you would finally enable interrupts when everything else in your code is ready.

Likewise, assume the interface to the LED has already been set up. To turn on the LED, write a 1 to bit 7 of location 0x0E004003A; to turn it off, write a 0. [12 marks]

ASCII Code

	Colum	ın Numb	er					
	000	001	010	011	100	101	110	111
Row Number								
0000	NUL	DLE	\Diamond	0	@	P	•	p
0001	SOH	DC1	!	1	A	Q	a	q
0010	STX	DC2	11	2	В	R	b	r
0011	ETX	DC3	#	3	C	S	c	S
0100	EOT	DC4	\$	4	D	T	d	t
0101	ENQ	NAK	%	5	E	U	e	u
0110	ACK	SYN	&	6	F	V	f	v
0111	BELL	ETB	1	7	G	W	g	W
1000	BS	CAN	(8	H	X	h	X
1001	HT	EM)	9	I	Y	i	у
1010	LF	SUB	*	:	J	Z	j	Z
1011	VT	ESC	+	;	K	[k	{
1100	FF	FS	,	<	L	\	1	
1101	CR	GS	-	=	M]	m	}
1110	SO	RS	•	>	N	٨	n	~
1111	SI	US	/	?	O	_	O	DEL

The ASCII code of a character is found by combining its Column Number (given in 3-bit binary) with its Row Number (given in 4-bit binary)

with its Row Number (given in 4-bit binary). The Column Number forms bits 6, 5 and 4 of the ASCII, and the Row Number forms bits 3, 2, 1 and 0 of the ASCII.

Example of use: to get ASCII code for letter "n", locate it in Column 110, Row 1110. Hence its ASCII code is 1101110.

The **Control Code** mnemonics are given in italics above; e.g. CR for Carriage Return, LF for Line Feed, BELL for the Bell, DEL for Delete.

The Space is ASCII 0100000, and is shown as ◊ here.

ARM[®] Instruction Set Quick Reference Card

Rounds result to nearest if R present, otherwise truncates result.	{R}	
Interrupt flags. One or more of a, i, f (abort, interrupt, fast interrupt).	<iflags></iflags>	
Refer to Table ARM architecture versions.	∞ ∞	
+ or (+ may be omitted.)	+/-	
Updates base register after data transfer if ! present.	{:}	mber of bits.
As <reglist>, including the PC.</reglist>	<reglist+pc></reglist+pc>	
As <reglist>, must not include the PC.</reglist>	<reglist-pc></reglist-pc>	ubtracts.
A comma-separated list of registers, enclosed in braces { and }.	<reglist></reglist>	sing MRS and MSR.
Refer to Table Addressing Mode 5.	<a_mode5></a_mode5>	tecture v5 and later.
Refer to Table Addressing Mode 4 (Block store or Stack push)	<a_mode4s></a_mode4s>	
Refer to Table Addressing Mode 4 (Block load or Stack pop).	<a_mode4l></a_mode4l>	ssor Status Register)
Refer to Table Addressing Mode 3.	<a_mode3></a_mode3>	
Refer to Table Addressing Mode 2 (Post-indexed only).	<a_mode2p></a_mode2p>	as part of Operand2.
Refer to Table Addressing Mode 2.	<a_mode2></a_mode2>	
Can be BE (Big Endian) or LE (Little Endian).	{endianness}	

Operation	§ Assembler	S updates Q	Action
Arithmetic Add	-	NZCV	Rd := Rn + Operand2
with carry	ADC{cond}{S} Rd, Rn, <operand2></operand2>	NZCV	Rd := Rn + Operand2 + Carry
saturating		Q	Rd := SAT(Rm + Rn)
double saturating	5E QDADD {cond} Rd, Rm, Rn	Q	Rd := SAT(Rm + SAT(Rn * 2))
Subtract	SUB{cond}{S} Rd, Rn, <operand2></operand2>	Z	Rd := Rn - Operand2
with carry	SBC{cond}{S} Rd, Rn, <operand2></operand2>		Rd := Rn - Operand2 - NOT(Carry)
reverse subtract	RSB{cond}{S} Rd, Rn, <operand2></operand2>	NZCV	Rd := Operand2 Rn
reverse subtract with carry	Rd, Rn,		Rd := Operand2 - Rn - NOT(Carry)
saturating	5E QSUB{cond} Rd, Rm, Rn		? Rd := SAT(Rm − Rn)
double saturating	5E QDSUB{cond} Rd, Rm, Rn	Q	$\begin{cases} Rd := SAT(Rm - SAT(Rn * 2)) \end{cases}$
Multiply	2 MUL{cond}{S} Rd, Rm, Rs	N Z C*	Rd := (Rm * Rs)[31:0]
and accumulate	2 MLA(cond)(S) Rd, Rm, Rs, Rn	N Z C*	Rd := ((Rm * Rs) + Rn)[31:0]
unsigned long	M UMULL {cond} {S} RdLo, RdHi, Rm, Rs	N Z C* V*	RdHi,RdLo := unsigned(Rm * Rs)
unsigned accumulate long	M UMLAL(cond)(S) RdLo, RdHi, Rm, Rs	N Z C* V*	RdHi,RdLo := unsigned(RdHi,RdLo + Rm * Rs)
unsigned double accumulate long	6 UMAAL (cond) RdLo, RdHi, Rm, Rs		RdHi,RdLo := unsigned(RdHi + RdLo + Rm * Rs)
Signed multiply long	M SMULL(cond)(S) RdLo, RdHi, Rm, Rs	N Z C* V*	RdHi,RdLo := signed(Rm * Rs)
and accumulate long	M SMLAL(cond)(S) RdLo, RdHi, Rm, Rs	N Z C* V*	RdHi,RdLo := signed(RdHi,RdLo + Rm * Rs)
16 * 16 bit	5E SMULxy{cond} Rd, Rm, Rs		Rd := Rm[x] * Rs[y]
32 * 16 bit	5E SMULWy{cond} Rd, Rm, Rs		Rd := (Rm * Rs[y])[47:16]
16 * 16 bit and accumulate	5E SMLAxy{cond} Rd, Rm, Rs, Rn		Q Rd := Rn + Rm[x] * Rs[y]
32 * 16 bit and accumulate	5E SMLAWy{cond} Rd, Rm, Rs, Rn		Q $ Rd := Rn + (Rm * Rs[y])[47:16]$
16 * 16 bit and accumulate long	5E SMLALxy{cond} RdLo, RdHi, Rm, Rs		RdHi,RdLo := RdHi,RdLo + Rm[x] * Rs[y]
Dual signed multiply, add	6 SMUAD{X}{cond} Rd, Rm, Rs		Q Rd := Rm[15:0] * RsX[15:0] + Rm[31:16] * RsX[31:16]
and accumulate	6 SMLAD{x}{cond} Rd, Rm, Rs, Rn		Q Rd := Rn + Rm[15:0] * RsX[15:0] + Rm[31:16] * RsX[31:16]
and accumulate long	6 SMLALD{X}{cond} RdHi, RdLo, Rm, Rs		Q $ RdHi,RdLo := RdHi,RdLo + Rm[15:0] * RsX[15:0] + Rm[31:16] * RsX[31:16] $
Dual signed multiply, subtract	6 SMUSD{x}{cond} Rd, Rm, Rs		Q Rd := Rm[15:0] * RsX[15:0] - Rm[31:16] * RsX[31:16]
and accumulate	6 SMLSD{X}{cond} Rd, Rm, Rs, Rn		Q Rd := Rn + Rm[15:0] * RsX[15:0] - Rm[31:16] * RsX[31:16]
and accumulate long	6 SMLSLD{X}{cond} RdHi, RdLo, Rm, Rs		Q $ RdHi, RdLo := RdHi, RdLo + Rm[15:0] * RsX[15:0] - Rm[31:16] * RsX[31:16] $
Signed most significant word multiply	6 SMMUL(R)(cond) Rd, Rm, Rs		Rd := (Rm * Rs)[63:32]
and accumulate	6 SMMLA {R} {cond} Rd, Rm, Rs, Rn		Rd := Rn + (Rm * Rs)[63:32]
and subtract	6 SMMLS{R}(cond) Rd, Rm, Rs, Rn		Rd := Rn - (Rm * Rs)[63:32]
Multiply with internal 40-bit accumulate	XS MIA {cond} Ac, Rm, Rs		Ac := Ac + Rm * Rs
packed halfword	SX		Ac := Ac + Rm[15:0] * Rs[15:0] + Rm[31:16] * Rs[31:16]
halfword	XS MIAxy {cond} Ac, Rm, Rs		Ac := Ac + Rm[x] * Rs[y]
Count leading zeroes	5 CLZ{cond} Rd, Rm		Rd := number of leading zeroes in Rm

ARM Addressing Modes Quick Reference Card

Operation		S	Assembler	S updates Q GE Action	Ω	3E Action
Parallei	Halfword-wise addition	6	<pre><prefix>ADD16{cond} Rd, Rn, Rm</prefix></pre>		_	GE $Rd[31:16] := Rn[31:16] + Rm[31:16], Rd[15:0] := Rn[15:0] + Rm[15:0]$
arithmetic	arithmetic Halfword-wise subtraction	6	<pre><prefix>SUB16{cond} Rd, Rn, Rm</prefix></pre>		_	GE Rd[31:16] := Rn[31:16] - Rm[31:16], Rd[15:0] := Rn[15:0] - Rm[15:0]
	Byte-wise addition	6	<pre><prefix>ADD8{cond} Rd, Rn, Rm</prefix></pre>			GE Rd[31:24] := Rn[31:24] + Rm[31:24], Rd[23:16] := Rn[23:16] + Rm[23:16], Rd[15:8] := Rn[15:8] + Rm[15:8], Rd[7:0] := Rn[7:0] + Rm[7:0]
	Byte-wise subtraction	6	<pre><prefix>SUB8{cond} Rd, Rn, Rm</prefix></pre>			GE Rd[31:24] := Rn[31:24] - Rm[31:24], Rd[23:16] := Rn[23:16] - Rm[23:16], Rd[15:8] := Rn[15:8] - Rm[15:8], Rd[7:0] := Rn[7:0] - Rm[7:0]
	Halfword-wise exchange, add, subtract	6	<pre><prefix>ADDSUBX{cond} Rd, Rn, Rm</prefix></pre>		_	GE $ Rd[31:16] = Rn[31:16] + Rm[15:0], Rd[15:0] := Rn[15:0] - Rm[31:16]$
	Halfword-wise exchange, subtract, add	6	<pre><prefix>SUBADDX{cond} Rd, Rn, Rm</prefix></pre>		_	GE $Rd[31:16] := Rn[31:16] - Rm[15:0], Rd[15:0] := Rn[15:0] + Rm[31:16]$
	Unsigned sum of absolute differences	6	USAD8(cond) Rd, Rm, Rs			Rd := Abs(Rm[31:24] - Rs[31:24]) + Abs(Rm[23:16] - Rs[23:16]) + Abs(Rm[15:8] - Rs[15:8]) + Abs(Rm[7:0] - Rs[7:0])
	and accumulate	6	USADA8{cond} Rd, Rm, Rs, Rn			Rd := Rn + Abs(Rm[31:24] ~ Rs[31:24]) + Abs(Rm[23:16] - Rs[23:16]) + Abs(Rm[15:8] - Rs[15:8]) + Abs(Rm[7:0] - Rs[7:0])
Move	Move		MOV{cond}{S} Rd, <operand2></operand2>	NZC		Rd := Operand2
	NOT		MVN(cond)(S) Rd, <operand2></operand2>	NZC		Rd := 0xFFFFFFF EOR Operand2
	PSR to register	ω	MRS{cond} Rd, <psr></psr>			Rd := PSR
	register to PSR	သ	MSR{cond} <psr>_<fields>, Rm</fields></psr>			PSR := Rm (selected bytes only)
	immediate to PSR	ယ	MSR{cond} <psr>_<fields>, #<immed_8r></immed_8r></fields></psr>			PSR := immed_8r (selected bytes only)
	40-bit accumulator to register	SX	MRA { cond }			RdLo := Ac[31:0], RdHi := Ac[39:32]
	register to 40-bit accumulator	XX	XS MAR{cond} Ac, RdLo, RdHi			Ac[31:0] := RdLo, Ac[39:32] := RdHi
	Copy	6	CPY{cond} Rd, <operand2></operand2>			Rd := Operand2
Logical	Test		TST{cond} Rn, <operand2></operand2>	NZC		Update CPSR flags on Rn AND Operand2
	Test equivalence		TEQ{cond} Rn, <operand2></operand2>	NZC		Update CPSR flags on Rn EOR Operand2
	AND	_	AND{cond}{S} Rd, Rn, <operand2></operand2>			Rd := Rn AND Operand2
	EOR		EOR{cond}{S} Rd, Rn, <operand2></operand2>	NZC		Rd := Rn EOR Operand2
	ORR		ORR{cond}{S} Rd, Rn, <operand2></operand2>	2		Rd := Rn OR Operand2
	Bit Clear		BIC{cond}{S} Rd, Rn, <operand2></operand2>			Rd := Rn AND NOT Operand2
Compare	Compare		CMP{cond} Rn, <operand2></operand2>	NZCV	_	Update CPSR flags on Rn - Operand2
	negative	Г	CMN{cond} Rn, <operand2></operand2>	NZCV		Update CPSR flags on Rn + Operand2
Saturate	Signed saturate word, right shift	6	SSAT{cond} Rd, # <sat>, Rm{, ASR <sh>}</sh></sat>		0	Rd := SignedSat((Rm ASR sh), sat). <sat> range 0-31, <sh> range 1-32.</sh></sat>
	left shift		SSAT{cond} Rd, # <sat>, Rm{, LSL <sh>}</sh></sat>		0	Rd := SignedSat((Rm LSL sh), sat). <sat> range 0-31, <sh> range 0-31.</sh></sat>
2	Signed saturate two halfwords	6	SSAT16{cond} Rd, # <sat>, Rm</sat>		Q	Rd[31:16] := SignedSat(Rm[31:16], sat), Rd[15:0] := SignedSat(Rm[15:0], sat). <sat> range 0-15.</sat>
	Unsigned saturate word, right shift	6	USAT{cond} Rd, # <sat>, Rm{, ASR <sh>}</sh></sat>		0	Rd := UnsignedSat((Rm ASR sh), sat). <sat> range 0-31, <sh> range 1-32.</sh></sat>
	left shift		USAT{cond} Rd, # <sat>, Rm{, LSL <sh>}</sh></sat>		0	Rd := UnsignedSat((Rm LSL sh), sat). <sat> range 0-31, <sh> range 0-31.</sh></sat>
	Unsigned saturate two halfwords	6	USAT16{cond} Rd, # <sat>, Rm</sat>		0	Rd[31:16] := UnsignedSat(Rm[31:16], sat), Rd[15:0] := UnsignedSat(Rm[15:0], sat). <sat> range 0-15.</sat>

ARM Instruction Set Quick Reference Card

Operation		S	Assembler	Action	Notes
Pack	Pack halfword bottom + top	9	Rn, Rm{,	Rd[15:0] := Rn[15:0], Rd[31:16] := (Rm LSL sh)[31:16]. sh 0-31.	
אממהים	Halfword to word	7	SYTH COIN DA DE DOD #/Sh/	Dd[31:0] - SignExtend((Pm POR (8 * sh))[15:0]) sh 0-3	
extend	Two bytes to halfwords	6 6	SXTB16{cond} Rd, Rm{, ROR # <sh>>}</sh>	Rd[31:16] := SignExtend((Rm ROR (8 * sh))[23:16]). Rd[31:16] := SignExtend((Rm ROR (8 * sh))[7:1]) sh 0.3 Rd[15:0] := SignExtend(Rm ROR (8 * sh))[7:0]) sh 0.3	
	Byte to word	6	SXTB(cond) Rd, Rm(, ROR # <sh>)</sh>	Rd[31:0] := SignExtend((Rm ROR (8 * sh))[7:0]). sh 0-3.	
Unsigned	Halfword to word	6	Rm{,	Rd[31:0] := ZeroExtend((Rm ROR (8 * sh))[15:0]). sh 0-3.	
extend	Two bytes to halfwords	6	UXTB16(cond) Rd, Rm{, ROR # <sh>}</sh>	Rd[31:16] := ZeroExtend((Rm ROR (8 * sh))[23:16]), Rd[15:0] := ZeroExtend((Rm ROR (8 * sh))[7:0]). sh 0-3.	
	Byte to word	6	UXTB{cond} Rd, Rm{, ROR # <sh>}</sh>	Rd[31:0] := ZeroExtend((Rm ROR (8 * sh))[7:0]). sh 0-3.	
Signed	Halfword to word, add	6	_	Rd[31:0] := Rn[31:0] + SignExtend((Rm ROR (8 * sh))[15:0]). sh 0-3.	
extend with add	Two bytes to halfwords, add	6	SXTAB16(cond) Rd, Rn, Rm(, ROR # <sh>)</sh>	Rd[31:16] := Rn[31:16] + SignExtend((Rm ROR (8 * sh))[23:16]), Rd[15:0] := Rn[15:0] + SignExtend((Rm ROR (8 * sh))[7:0]), sh 0-3.	
	Byte to word, add	6	SXTAB{cond} Rd, Rn, Rm{, ROR # <sh>}</sh>	Rd[31:0] := Rn[31:0] + SignExtend((Rm ROR (8 * sh))[7:0]). sh 0-3.	
Unsigned	Halfword to word, add	6	Rn, Rm{,	Rd[31:0] := Rn[31:0] + ZeroExtend((Rm ROR (8 * sh))[15:0]). sh 0-3.	
extend with add	Two bytes to halfwords, add	6	UXTAB16{cond} Rd, Rn, Rm{, ROR # <sh>}</sh>		
	Byte to word, add	6	UXTAB{cond} Rd, Rn, Rm{, ROR # <sh>}</sh>	Rd[31:0] := Rn[31:0] + ZeroExtend((Rm ROR (8 * sh))[7:0]). sh 0-3.	
Reverse	In word	9	REV{cond} Rd, Rm	Rd[31:24] := Rm[7:0], Rd[23:16] := Rm[15:8], Rd[15:8] := Rm[23:16], Rd[7:0] := Rm[31:24]	
•	In both halfwords	6	REV16{cond} Rd, Rm	Rd[15:8] := Rm[7:0], Rd[7:0] := Rm[15:8], Rd[31:24] := Rm[23:16], Rd[23:16] := Rm[31:24]	
	In low halfword, sign extend	6	REVSH{cond} Rd, Rm	Rd[15:8] := Rm[7:0], Rd[7:0] := Rm[15:8], Rd[31:16] := Rm[7] * &FFFF	
Select	Select bytes	9	SEL{cond} Rd, Rn, Rm	Rd[7:0] := Rn[7:0] if $GE[0] = 1$, else $Rd[7:0] := Rm[7:0]Bits[15:8], [23:16], [31:24] selected similarly by GE[1], GE[2], GE[3]$	
Branch	Branch		B{cond} label	R15 := label	label must be within ±32Mb of current instruction.
	with link		BL{cond} label	R14 := address of next instruction, R15 := label	label must be within ±32Mb of current instruction.
	and exchange with link and exchange (1)	4T,5 5T	BX{cond} Rm BLX label	R15 := Rm, Change to Thumb if Rm[0] is 1 R14 := address of next instruction, R15 := label, Change to Thumb	Cannot be conditional
	0			c	label must be within ±32Mb of current instruction.
	with link and exchange (2)	S	BLX{cond} Rm	R14 := address of next instruction, R15 := Rm[31:1] Change to Thumb if Rm[0] is 1	
		5J, 6	SJ, 6 BXJ{cond} Rm	Change to Java state	
Processor	Change processor state	٠ ٥	<u>_</u>	Disable specified interrups, optional change mode.	Cannot be conditional
change	Change processor mode	, o	CPSIE <itlags> {, #<p_mode>}</p_mode></itlags>	Enable specified interrups, optional change mode.	Cannot be conditional.
	Set endianness	٥ ح	SETEND CONDITIONS	Sets endianness for loads and saves	Cannot be conditional
	Set chalanitess		SELEND CONTROLL	cendianness can be BE (Big Endian) or LE (Little Endian).	Cambor De contantional
	Store return state	6	SRS <a_mode4s> #<p_mode>{!}</p_mode></a_mode4s>	[R13m] := R14, [R13m + 4] := CPSR	Cannot be conditional
	Return from exception	6	RFE <a_mode4l> Rn{!}</a_mode4l>	PC := [Rn], CPSR := [Rn + 4]	Cannot be conditional
200	Breakpoint	u	BKPT <1mmed 16>	Prefetch abort or enter debug state.	Cannot be conditional
Software interrupt	Software interrupt		SWI{cond} <immed_24></immed_24>	Software interrupt processor exception.	24-bit value encoded in instruction.
No Op	No operation	5	NOP	None	

Page 8 of 11

ARM Addressing Modes Quick Reference Card

Operation		S	Assembler	Action	Notes
Load	Word		LDR{cond} Rd, <a_mode2></a_mode2>	Rd := [address]	Rd must not be R15.
	User mode privilege		LDR{cond}T Rd, <a_mode2p></a_mode2p>		Rd must not be R15.
	branch (§ 5T: and exchange)		LDR{cond} R15, <a_mode2></a_mode2>	R15 := [address][31:1]	
	Duto			0] is 1)	DA must not be D15
	User mode privilege		LDR{cond}BT Rd, <a mode2p="">		Rd must not be R15.
	signed	4	LDR{cond}SB Rd, <a_mode3></a_mode3>	Rd := SignExtend[byte from address]	Rd must not be R15.
	Halfword	4	LDR{cond}H Rd, <a_mode3></a_mode3>	Rd := ZeroExtent[halfword from address]	Rd must not be R15.
,	signed	4	v	Rd := SignExtend[halfword from address]	Rd must not be R15.
	Doubleword	5E*	LDR(cond)D Rd, <a_mode3></a_mode3>	Rd := [address], R(d+1) := [address + 4]	Rd must be even, and not R14.
Load multiple	Pop, or Block data load		LDM(cond) <a_mode4l> Rn(!), <reglist-pc></reglist-pc></a_mode4l>	Load list of registers from [Rn]	
	return (and exchange)		LDM(cond) <a_mode4l> Rn(!), <reglist+pc></reglist+pc></a_mode4l>	Load registers, R15 := [address][31:1] (§ 5T: Change to Thumb if [address][0] is 1)	
	and restore CPSR		LDM{cond} <a_mode4l> Rn{!}, <reglist+pc>^</reglist+pc></a_mode4l>	e), CPSR := SPSR	Use from exception modes only.
	User mode registers		LDM{cond} <a_mode4l> Rn, <reglist-pc>^</reglist-pc></a_mode4l>	Load list of User mode registers from [Rn]	Use from privileged modes only.
Soft preload	Memory system hint	5E*	PLD <a_mode2></a_mode2>	Memory may prepare to load from address	Cannot be conditional.
Load exclusive	Load exclusive Semaphore operation	6	LDREX{cond} Rd, [Rn]	Rd := [Rn], tag address as exclusive access Outstanding tag set if not shared address	Rd, Rn must not be R15.
Store	Word		STR{cond} Rd, <a_mode2></a_mode2>	[address] := Rd	
	User mode privilege		STR{cond}T Rd, <a_mode2p></a_mode2p>	[address] := Rd	
	Byte		STR(cond)B Rd, <a_mode2></a_mode2>	[address][7:0] := Rd[7:0]	
	User mode privilege		STR{cond}BT Rd, <a_mode2p></a_mode2p>	[address][7:0] := Rd[7:0]	
	Halfword	4	STR{cond}H Rd, <a_mode3></a_mode3>	[address][15:0] := Rd[15:0]	
	Doubleword	5E*	STR{cond}D Rd, <a_mode3></a_mode3>	[address] := Rd, [address + 4] := R(d+1)	Rd must be even, and not R14.
Store multiple	Push, or Block data store		STM{cond} <a_mode4s> Rn{!}, <reglist></reglist></a_mode4s>	Store list of registers to [Rn]	
_	User mode registers		STM{cond} <a_mode4s> Rn{!}, <reglist>^</reglist></a_mode4s>	Store list of User mode registers to [Rn]	Use from privileged modes only.
Store exclusive	Store exclusive Semaphore operation	6	STREX{cond} Rd, Rm, [Rn]	[Rn] := Rm if allowed,	Rd, Rm, Rn must not be R15.
Swap	Word	ယ	SWP{cond} Rd, Rm, [Rn]	temp := [Rn], [Rn] := Rm, Rd := temp	
	Byte	ω	SWP(cond)B Rd, Rm, [Rn]	temp := $ZeroExtend([Rn][7:0])$, [Rn][7:0] := Rm[7:0], $Rd := temp$	

Page 9 of 11

Quick Reference Card ARM Addressing Modes

Addressing	Mode 2 - Word and l	Addressing Mode 2 - Word and Unsigned Byte Data Transfer		ARM architecture versions	ure versions
Pre-indexed	Immediate offset	[Rn, #+/- <immed_12>]{!}</immed_12>		п	ARM architectu
	Zero offset	[Rn]	Equivalent to [Rn,#0]	nT, nJ	T or J variants of
	Register offset	[Rn, +/-Rm]{!}	-	3	ARM architectu
	Scaled register offset	Scaled register offset [Rn, +/-Rm, LSL # <shift>] {!} Allowed shifts 0-31</shift>	Allowed shifts 0-31	пE	All E variants o
		[Rn, +/-Rm, LSR # <shift>] {!} Allowed shifts 1-32</shift>	Allowed shifts 1-32	nE*	E variants of Al
		[Rn, +/-Rm, ASR # <shift>] {!} Allowed shifts 1-32</shift>	Allowed shifts 1-32	XX	XScale coproce
		[Rn, +/-Rm, ROR $\#$ <shift>]{!} Allowed shifts 1-31</shift>	Allowed shifts 1-31		
		[Rn, +/-Rm, RRX]{!}		Flexible Operand 2	ınd 2
Post-indexed	Immediate offset	[Rn], #+/- <immed_12></immed_12>		Immediate value	
	Register offset	[Rn], +/-Rm		Logical shift left immediate	immediate
	Scaled register offset	Scaled register offset [Rn], +/-Rm, LSL # <shift></shift>	Allowed shifts 0-31	Logical shift right immediate	nt immediate
		[Rn], +/-Rm, LSR # <shift></shift>	Allowed shifts 1-32	Arithmetic shift right immediate	right immediate
		[Rn], +/-Rm, ASR # <shift></shift>	Allowed shifts 1-32	Rotate right immediate	nediate
		[Rn], +/-Rm, ROR # <shift></shift>	Allowed shifts 1-31	Register	
		[Rn], +/-Rm, RRX		Rotate right extended	nded
				Logical shift left register	register
			and the second s		

Post-indexed	Immediate offset	[Rn],	#+/- <i< th=""><th>[Rn], #+/-<immed_12></immed_12></th><th></th></i<>	[Rn], #+/- <immed_12></immed_12>	
	Zero offset	[Rn]			Equivalent to [Rn],#0
	Register offset	[Rn],	+/-Rm		
	Scaled register offset [Rn], +/-Rm, LSL # <shift></shift>	[Rn],	+/-Rm,	LSL # <shift></shift>	Allowed shifts 0-31
		[Rn],		+/-Rm, LSR # <shift></shift>	Allowed shifts 1-32
		[Rn],	+/-Rm,	+/-Rm, ASR # <shift></shift>	Allowed shifts 1-32
		[Rn],	+/-Rm,	+/-Rm, ROR # <shift></shift>	Allowed shifts 1-31
		[Rn],	[Rn], +/-Rm, RRX	RRX	

Post-indexed

Immediate offset

[Rn], #+/-<immed_8>

+/-Rm

[Rn, +/-Rm]{!}

Register Zero offset

Register

Addressing Mode 4 - Multiple Data Transfer

Stack pop

Block load

IB DB

Block store

Stack push

EΑ FD FA

PL VC VC HI LS GE GE GE GE ALL

No overflow Overflow Positive or zero Negative

Unordered (at least one NaN operand) Greater than or equal, or unordered Less than Less than Greater than or equal, or unordered Not equal, or unordered Pre-indexed

Immediate offset

Addressing Mode 3 - Halfword, Signed Byte, and Doubleword Data Transfer

[Rn, #+/-<immed_8>]{!}

Equivalent to [Rn,#0]

Condition Field

Mnemonic

Description

Equal

Description (VFP)

EQ / LO

Not equal Equal

Carry Clear / Unsigned lower Carry Set / Unsigned higher or same

Addressing	Addressing Mode 2 (Post-indexed only)	id only)			
Post-indexed	Immediate offset	[Rn],	#+/- <i< th=""><th>[Rn], #+/-<immed_12></immed_12></th><th></th></i<>	[Rn], #+/- <immed_12></immed_12>	
	Zero offset	[Rn]			Equivalent to [Rn],#0
	Register offset	[Rn]	+/-Rm		
	Scaled register offset [Rn], +/-Rm, LSL # <shift></shift>	[Rn],	+/-Rm,	LSL # <shift></shift>	Allowed shifts 0-31
		[Rn],	+/-Rm,	+/-Rm, LSR # <shift></shift>	Allowed shifts 1-32
		[Rn],	+/-Rm,	+/-Rm, ASR # <shift></shift>	Allowed shifts 1-32
		[Rn],	+/-Rm,	+/-Rm, ROR # <shift></shift>	Allowed shifts 1-31
		[Rn],	[Rn], +/-Rm, RRX	RRX	

Post-indexed	Immediate offset	[Rn],	[Rn], #+/- <immed_12></immed_12>	nmed	12>	
	Zero offset	[Rn]				Equivalent to [Rn],#0
	Register offset	[Rn],	[Rn], +/-Rm			
	Scaled register offset [Rn], +/-Rm, LSL # <shift:< td=""><td>[Rn],</td><td>+/-Rm,</td><td>$_{\mathrm{ISI}}$</td><td>#<shift></shift></td><td>Allowed shifts 0-31</td></shift:<>	[Rn],	+/-Rm,	$_{\mathrm{ISI}}$	# <shift></shift>	Allowed shifts 0-31
		[Rn],	+/-Rm,	LSR	[Rn], +/-Rm, LSR # <shift></shift>	Allowed shifts 1-32
		[Rn],	+/-Rm,	ASR	ASR # <shift></shift>	Allowed shifts 1-32
		[Rn],	+/-Rm,	ROR	[Rn], +/-Rm, ROR # <shift></shift>	Allowed shifts 1-31
		[Rn],	[Rn], +/-Rm, RRX	RRX		

Rotate right register

Arithmetic shift right register Logical shift right register

Rm, Rm, Rm, Rm,

RRX

LSL RS LSR RS ASR RS ROR RS

Rm, Rm, Rm,

ASR #<shift> LSR #<shift> ROR #<shift>

Allowed shifts 1-32 Allowed shifts 1-31 Allowed shifts 1-32 Allowed shifts 0-31

LSL #<shift>

PSR fields	(use at least one suffix)	
Suffix	Meaning	
c	Control field mask byte	PSR[7:0]
Ħ	Flags field mask byte	PSR[31:24]
ល	Status field mask byte	PSR[23:16]
×	Extension field mask byte	PSR[15:8]

Suffix	Meaning	
ი	Control field mask byte	PSR[7:0]
Ħ	Flags field mask byte	PSR[31:24]
w	Status field mask byte	PSR[23:16]
×	Extension field mask byte	PSR[15:8]

Processor Modes	odes	Prefixes for Pa
16	User	S
17	FIQ Fast Interrupt	Ю
18	IRQ Interrupt	HS
19	Supervisor	a
23	Abort	ďΩ
27	Undefined	UH
31	System	

Post-indexed Pre-indexed

Immediate offset Immediate offset

[Rn], #+/-<1mmed_8*4>

{8-bit copro. option

Zero offset

[Rn]

Equivalent to [Rn,#0]

Addressing Mode 5 - Coprocessor Data Transfer

[Rn, #+/-<immed_8*4>]{!}

Decrement Before Decrement After Increment Before Increment After Decrement Before Decrement After Increment Before Increment After

Full Descending Empty Descending Full Ascending Empty Ascending Empty Ascending Full Ascending Empty Descending Full Descending

Always (normally omitted) Signed less than or equal Signed greater than Signed less than Signed greater than or equal Unsigned lower or same Unsigned higher

Always (normally omitted)

Less than or equal, or unordered

Greater than or equal Less than or equal Greater than, or unordered Not unordered

Less than, or unordered

EA FA ED

IA DA DB

Unindexed

	_	refi	Prefixes for Parallel Instructions
	70	(,	Signed arithmetic modulo 28 or 216, sets CPSR GE bits
errupt		D	Signed saturating arithmetic
ğ	ro	HS	Signed arithmetic, halving results
		Ç	Unsigned arithmetic modulo 28 or 216, sets CPSR GE bits
	_	ğ	Unsigned saturating arithmetic
		UH	Unsigned arithmetic, halving results

n	ARM architecture version n and above.
nT, nJ	T or J variants of ARM architecture version n and above.
Z	ARM architecture version 3M, and 4 and above, except xM variants.
πE	All E variants of ARM architecture version n and above.
nE*	E variants of ARM architecture version n and above, except xP variants.
SX	XScale connecessor instruction

n	ARM architecture version n and above.
nT, nJ	T or J variants of ARM architecture version n and above.
Z	ARM architecture version 3M, and 4 and above, except xM variants.
пE	All E variants of ARM architecture version n and above.
nE^*	E variants of ARM architecture version n and above, except xP variants.
SX	XScale coprocessor instruction

ARM architecture versions	ture versions	
п	ARM architecture version n and above.	sion n and above.
nT, nJ	T or J variants of ARN	T or J variants of ARM architecture version n and above.
Z	ARM architecture vers	ARM architecture version 3M, and 4 and above, except xM variants.
пE	All E variants of ARM	All E variants of ARM architecture version n and above.
nE*	E variants of ARM arc	E variants of ARM architecture version n and above, except xP variants.
XS	XScale coprocessor instruction	struction
Flexible Operand 2	and 2	
Immediate value		# <immed_8r></immed_8r>

ARM Addressing Modes Quick Reference Card

Coprocessor operations	§ Assembler	Action	Notes
Data operations	<pre>2 CDP{cond} <copr>, <op1>, CRd, CRn, CRm{, <op2>}</op2></op1></copr></pre>	Coprocessor dependent	
Alternative data operations	5 CDP2 <copr>, <op1>, CRd, CRn, CRm{, <op2>}</op2></op1></copr>	Coprocessor dependent	Cannot be conditional.
Move to ARM register from coprocessor	2 MRC{cond} <copr>, <op1>, Rd, CRn, CRm{, <op2>}</op2></op1></copr>	Coprocessor dependent	
Alternative move	5 MRC2 <copr>, <op1>, Rd, CRn, CRm{, <op2>}</op2></op1></copr>	Coprocessor dependent	Cannot be conditional.
Two ARM register move	5E* MRRC{cond} <copr>, <opl>, Rd, Rn, CRm</opl></copr>	Coprocessor dependent	
Alternative two ARM register move	6 MRRC2 <copr>, <op1>, Rd, Rn, CRm</op1></copr>	Coprocessor dependent	Cannot be conditional.
Move to coproc from ARM reg	<pre>2 MCR(cond) <copr>, <op1>, Rd, CRn, CRm(, <op2>)</op2></op1></copr></pre>	Coprocessor dependent	
Alternative move	5 MCR2 <copr>, <opl>, Rd, CRn, CRm{, <opl>>}</opl></opl></copr>	Coprocessor dependent	Cannot be conditional.
Two ARM register move	5E* MCRR{cond} <copr>, <opl>, Rd, Rn, CRm</opl></copr>	Coprocessor dependent	
Alternative two ARM register move	6 MCRR2 <copr>, <op1>, Rd, Rn, CRm</op1></copr>	Coprocessor dependent	Cannot be conditional.
Load	2 LDC(cond) <copr>, CRd, <a_mode5></a_mode5></copr>	Coprocessor dependent	
Alternative loads	5 LDC2 <copr>, CRd, <a_mode5></a_mode5></copr>	Coprocessor dependent	Cannot be conditional.
Store	2 STC{cond} <copr>, CRd, <a_mode5></a_mode5></copr>	Coprocessor dependent	
Alternative stores	5 STC2 <copr>, CRd, <a_mode5></a_mode5></copr>	Coprocessor dependent	Cannot be conditional.

Proprietary Notice

Words and logos marked with $^{\otimes}$ or $^{\mathrm{ns}}$ are registered trademarks or trademarks owned by ARM Limited. Other brands and names mentioned herein may be the trademarks of their respective owners.

Neither the whole nor any part of the information contained in, or the product described in, this document may be adapted or reproduced in any material form except with the prior written permission of the copyright holder.

The product described in this document is subject to continuous developments and improvements. All particulars of the product and its use contained in this document are given by ARM in good faith. However, all warranties implied or expressed, including but not limited to implied warranties of merchantability, or fitness for purpose, are excluded.

This reference card is intended only to assist the reader in the use of the product. ARM Ltd shall not be liable for any loss or damage arising from the use of any information in this reference card, or any error or omission in such information, or any incorrect use of the product.

Document Number ARM QRC 0001H

H	भ स	D	Σ &	Α	Issue	Change
Jan 2003 Oct 2003	Oct 2000 Sept 2001	Oct 1999	Sept 1996 Nov 1998	June 1995	Date	e Log
CKS CKS	CKS	CKS	BJH	ВÍН	В٧	
Seventh Release Eighth Release	Fifth Release Sixth Release	Fourth Release	Second Release Third Release	First Release	Change	