

UNIVERSITY OF DUBLIN TRINITY COLLEGE

Faculty of Engineering, Mathematics and Science

School of Computer Science & Statistics

**Integrated Engineering
Year 3 Examination**

Trinity Term 2014

3D2 Microprocessor Systems 2

Friday May 9, 2014

Luce Upper

14:00–16:00

Dr Mike Brady

Instructions to Candidates:

Attempt **two** questions. All questions carry equal marks. Each question is scored out of a total of 20 marks.

You may not start this examination until you are instructed to do so by the Invigilator.

Materials permitted for this examination:


An ASCII code table (one page) and an ARM Instruction Set Summary (six pages) accompany this examination paper.

Non-programmable calculators are permitted for this examination — please indicate the make and model of your calculator on each answer book used.

1. (a) Explain how a four-stage pipeline architecture works. What factors prevent a pipeline running at full speed? How can they be addressed? [6 marks]
- (b) List the components of the standard *memory hierarchy*. Why is there a memory hierarchy? [5 marks]
- (c) Describe how cache memories are organised. [5 marks]
- (d) How would you go about estimating how long a program would take to execute? How would the components of the memory hierarchy affect your estimates? [4 marks]

2. (a) Explain the difference between polling and interrupts. Why is polling sometime better? Why are interrupts sometimes better? [5 marks]

Imagine you have a 16-key keypad (see diagram) where the keys are arranged as a four-by-four square, interfaced to your computer at location 0xE0F05204, providing a 2-of-8 code for each key. When a key is pressed, the value of its row line and its column line, which are normally 1, are pulled down to 0.



- (b) Explain what a *lookup table* is and how you would use it to encode the relationship between the binary patterns presented on the interface above when a key is pressed, to the ASCII code of the character printed on the keytop. [5 marks]
- (c) When a key on the keyboard shown above is pressed, it may *bounce*; that is, its state may change rapidly for about 5 ms before finally settling down its true value.

Write a polling subroutine that reliably returns, in R0, the ASCII code of a key when it is pressed. Explain clearly how your subroutine works. *Note*, your subroutine should work when the key is pressed, not when it is released. [10 marks]

3. (a) What are the different modes of operation of the ARM? What are they for? Why does the FIQ mode have its own copy of some of the registers?
[2 marks]
- (b) Explain the difference between vectored and non-vectored interrupt handling. Which is better?
[4 marks]
- (c) Design, document and write an interrupt handler which is called by a timer every millisecond and which monitors a one-bit input at bit 5 or location 0x40567884. The value of the input is normally zero but sometimes goes to one. Your interrupt handler has to record the length of the longest time for which the input is continuously high and store its value in milliseconds at a location in RAM identified by the label LONGEST_HIGH_TIME.
- Do not attempt to write the timer initialisation code. Assume it has already been set up—your code doesn't have to do any further setup. Just write a comment in your code where you would finally enable interrupts when everything else in your code is ready.*
- Likewise, assume the interface at location 0x40567884 has already been set up.
[14 marks]

ASCII Code

Row Number	Column Number							
	000	001	010	011	100	101	110	111
0000	<i>NUL</i>	<i>DLE</i>	◇	0	@	P	`	p
0001	<i>SOH</i>	<i>DC1</i>	!	1	A	Q	a	q
0010	<i>STX</i>	<i>DC2</i>	"	2	B	R	b	r
0011	<i>ETX</i>	<i>DC3</i>	#	3	C	S	c	s
0100	<i>EOT</i>	<i>DC4</i>	\$	4	D	T	d	t
0101	<i>ENQ</i>	<i>NAK</i>	%	5	E	U	e	u
0110	<i>ACK</i>	<i>SYN</i>	&	6	F	V	f	v
0111	<i>BELL</i>	<i>ETB</i>	'	7	G	W	g	w
1000	<i>BS</i>	<i>CAN</i>	(8	H	X	h	x
1001	<i>HT</i>	<i>EM</i>)	9	I	Y	i	y
1010	<i>LF</i>	<i>SUB</i>	*	:	J	Z	j	z
1011	<i>VT</i>	<i>ESC</i>	+	;	K	[k	{
1100	<i>FF</i>	<i>FS</i>	,	<	L	\	l	
1101	<i>CR</i>	<i>GS</i>	-	=	M]	m	}
1110	<i>SO</i>	<i>RS</i>	.	>	N	^	n	~
1111	<i>SI</i>	<i>US</i>	/	?	O	_	o	<i>DEL</i>

The ASCII code of a character is found by combining its Column Number (given in 3-bit binary) with its Row Number (given in 4-bit binary).

The Column Number forms bits 6, 5 and 4 of the ASCII, and the Row Number forms bits 3, 2, 1 and 0 of the ASCII.

Example of use: to get ASCII code for letter "n", locate it in Column **110**, Row **1110**. Hence its ASCII code is **1101110**.

The **Control Code** mnemonics are given in italics above; e.g. *CR* for Carriage Return, *LF* for Line Feed, *BELL* for the Bell, *DEL* for Delete.

The Space is ASCII 0100000, and is shown as ◇ here.

ARM® Instruction Set Quick Reference Card

CS3D2-1

Key to Tables	
(cond)	Refer to Table Condition Field . Omit for unconditional execution.
<Operand2>	Refer to Table Flexible Operand 2 . Shift and rotate are only available as part of Operand2.
<fieldas>	Refer to Table PSR fields .
<PSR>	Either CPSR (Current Processor Status Register) or SPSR (Saved Processor Status Register)
(S)	Updates condition flags if S present.
C*, V*	Flag is unpredictable in Architecture v4 and earlier, unchanged in Architecture v5 and later. Sticky flag. Always updates on overflow (no S option). Read and reset using MRS and MSR.
GE	Four Greater than or Equal flags. Always updated by parallel adds and subtracts.
x, y	B meaning half-register [15:0], or T meaning [31:16].
<immed_8r>	A 32-bit constant, formed by right-rotating an 8-bit value by an even number of bits.
{X}	RdX is Rd rotated 16 bits if X present. Otherwise, RdX is Rs.
<prefix>	Refer to Table Prefixes for Parallel Instructions
<p_mode>	Refer to Table Processor Modes
R13m	R13 for the processor mode specified by <p_mode>

{endianness}	
<a_mode2>	Can be BE (Big Endian) or LE (Little Endian).
<a_mode2P>	Refer to Table Addressing Mode 2 .
<a_mode3>	Refer to Table Addressing Mode 2 (Post-indexed only) .
<a_mode4L>	Refer to Table Addressing Mode 3 .
<a_mode4S>	Refer to Table Addressing Mode 4 (Block load or Stack pop) .
<a_mode5>	Refer to Table Addressing Mode 4 (Block store or Stack push) .
<reg1st>	A comma-separated list of registers, enclosed in braces { and }.
<reg1st+PC>	As <reg1st>, must not include the PC.
{i}	Updates base register after data transfer if i present.
+/-	+ or -; (+ may be omitted.)
<iflags>	Refer to Table ARM architecture versions .
{R}	Interrupt flags. One or more of a, i, f (abort, interrupt, fast interrupt). Rounds result to nearest if R present, otherwise truncates result.

Operation	\$	Assembler	S updates	Q	Action
Arithmetic					
Add		ADD{cond}{S} Rd, Rn, <Operand2>	N Z C V	Q	Rd := Rn + Operand2
with carry		ADC{cond}{S} Rd, Rn, <Operand2>	N Z C V	Q	Rd := Rn + Operand2 + Carry
subtracting	5E	QADD{cond} Rd, Rm, Rn		Q	Rd := SAT(Rm + SAT(Rn * 2))
double saturating	5E	QDADD{cond} Rd, Rm, Rn		Q	Rd := SAT(Rm + SAT(Rn * 2))
Subtract		SUB{cond}{S} Rd, Rn, <Operand2>	N Z C V	Q	Rd := Rn - Operand2
with carry		SBC{cond}{S} Rd, Rn, <Operand2>	N Z C V	Q	Rd := Rn - Operand2 - NOT(Carry)
reverse subtract		RSB{cond}{S} Rd, Rn, <Operand2>	N Z C V	Q	Rd := Operand2 - Rn
reverse subtract with carry		RSC{cond}{S} Rd, Rn, <Operand2>	N Z C V	Q	Rd := Operand2 - Rn - NOT(Carry)
saturating	5E	QSUB{cond} Rd, Rm, Rn		Q	Rd := SAT(Rm - Rn)
double saturating	5E	QDSUB{cond} Rd, Rm, Rn		Q	Rd := SAT(Rm - SAT(Rn * 2))
Multiply					
and accumulate	2	MUL{cond}{S} Rd, Rm, Rs	N Z C*		Rd := (Rm * Rs)[31:0]
unsigned long	2	MLA{cond}{S} Rd, Rm, Rs, Rn	N Z C*		Rd := (Rm * Rs) + Rn[31:0]
unsigned accumulate long	M	UMULL{cond}{S} RdLo, RdHi, Rm, Rs	N Z C* V*		RdHi, RdLo := unsigned(Rm * Rs)
unsigned double accumulate long	M	UMLAL{cond}{S} RdLo, RdHi, Rm, Rs	N Z C* V*		RdHi, RdLo := unsigned(RdHi, RdLo + Rm * Rs)
Signed multiply long	6	UMALL{cond} RdLo, RdHi, Rm, Rs	N Z C* V*		RdHi, RdLo := signed(RdHi, RdLo + Rm * Rs)
and accumulate long	M	SMULL{cond}{S} RdLo, RdHi, Rm, Rs	N Z C* V*		RdHi, RdLo := signed(Rm * Rs)
16 * 16 bit	5E	SMULAL{cond} Rd, Rm, Rs		Q	Rd := Rm[X] * Rs[Y]
32 * 16 bit	5E	SMULAY{cond} Rd, Rm, Rs		Q	Rd := (Rm * Rs)[47:16]
16 * 16 bit and accumulate	5E	SMALAY{cond} Rd, Rm, Rs, Rn		Q	Rd := Rn + (Rm * Rs)[47:16]
32 * 16 bit and accumulate	5E	SMULAY{cond} Rd, Rm, Rs, Rn		Q	Rd := Rn + (Rm * Rs)[47:16]
16 * 16 bit and accumulate long	5E	SMALAL{cond} RdLo, RdHi, Rm, Rs		Q	RdHi, RdLo := RdHi, RdLo + Rm[X] * Rs[Y]
Dual signed multiply, add and accumulate long	6	SMULD{X}{cond} RdHi, RdLo, Rm, Rs		Q	Rd := Rn + Rm[15:0] * RsX[15:0] + Rm[31:16] * RsX[31:16]
Dual signed multiply, subtract and accumulate long	6	SMUSD{X}{cond} Rd, Rm, Rs		Q	Rd := Rn + Rm[15:0] * RsX[15:0] + Rm[31:16] * RsX[31:16]
Signed most significant word multiply and subtract	6	SMULSD{X}{cond} RdHi, RdLo, Rm, Rs		Q	RdHi, RdLo := RdHi, RdLo + Rm[15:0] * RsX[15:0] + Rm[31:16] * RsX[31:16]
Multiply with internal 40-bit accumulate packed halfword	XS	SMMLA{R}{cond} Rd, Rm, Rs, Rn		Q	Rd := Rn + Rm[15:0] - Rm[31:16] * RsX[31:16]
halfword	XS	SMMSL{R}{cond} Rd, Rm, Rs, Rn		Q	Rd := Rn + Rm[15:0] - Rm[31:16] * RsX[31:16]
Count leading zeroes	5	CLZ{cond} Rd, Rm		Q	RdHi, RdLo := RdHi, RdLo + Rm[15:0] * RsX[15:0] - Rm[31:16] * RsX[31:16]

ARM Addressing Modes Quick Reference Card

C53D2-1

Operation	Assembler	S updates	Q	GE	Action
Parallel arithmetic					
Halfword-wise addition	<prefix>ADDS{cond} Rd, Rn, Rm		GE		Rd[31:16] := Rn[31:16] + Rm[31:16], Rd[15:0] := Rn[15:0] + Rm[15:0]
Halfword-wise subtraction	<prefix>SUBS{cond} Rd, Rn, Rm		GE		Rd[31:16] := Rn[31:16] - Rm[31:16], Rd[15:0] := Rn[15:0] - Rm[15:0]
Byte-wise addition	<prefix>ADDSB{cond} Rd, Rn, Rm		GE		Rd[31:24] := Rn[31:24] + Rm[31:24], Rd[23:16] := Rn[23:16] + Rm[23:16], Rd[15:8] := Rn[15:8] + Rm[15:8], Rd[7:0] := Rn[7:0] + Rm[7:0]
Byte-wise subtraction	<prefix>SUBSB{cond} Rd, Rn, Rm		GE		Rd[31:24] := Rn[31:24] - Rm[31:24], Rd[23:16] := Rn[23:16] - Rm[23:16], Rd[15:8] := Rn[15:8] - Rm[15:8], Rd[7:0] := Rn[7:0] - Rm[7:0]
Halfword-wise exchange, add, subtract	<prefix>ADDSUBX{cond} Rd, Rn, Rm		GE		Rd[31:16] := Rn[31:16] + Rm[15:0], Rd[15:0] := Rn[15:0] - Rm[31:16]
Halfword-wise exchange, subtract, add	<prefix>SUBADXX{cond} Rd, Rn, Rm		GE		Rd := Abs(Rn[31:24] - Rn[31:24]) + Abs(Rm[23:16] - Rn[23:16]) + Abs(Rm[15:8] - Rn[15:8]) + Abs(Rm[7:0] - Rn[7:0])
Unsigned sum of absolute differences and accumulate	USAD8{cond} Rd, Rn, Rs				Rd := Rn + Abs(Rm[31:24] - Rn[31:24]) + Abs(Rm[23:16] - Rn[23:16]) + Abs(Rm[15:8] - Rn[15:8]) + Abs(Rm[7:0] - Rn[7:0])
Move					
Move	MOV{cond}{s} Rd, <Operand2>	N Z C			Rd := <Operand2>
NOT	MVN{cond}{s} Rd, <Operand2>	N Z C			Rd := 0xFFFFFFFF EOR <Operand2>
PSR to register	MRS{cond} Rd, <PSR>				Rd := PSR
register to PSR	MSR{cond} <PSR>, <fields>, Rm				PSR := Rm (selected bytes only)
immediate to PSR	MSR{cond} <PSR>, <fields>, #<immed_8r>				PSR := immed_8r (selected bytes only)
40-bit accumulator to register	XSR MAR{cond} RdLo, RdHi, Ac				RdLo := Ac[31:0], RdHi := Ac[39:32]
register to 40-bit accumulator	XSR MAR{cond} Ac, RdLo, RdHi				Ac[31:0] := RdLo, Ac[39:32] := RdHi
Copy	CPY{cond} Rd, <Operand2>				Rd := <Operand2>
Logical					
Test	TST{cond} Rn, <Operand2>	N Z C			Update CPSR flags on Rn AND <Operand2>
Test equivalence	TEQ{cond} Rn, <Operand2>	N Z C			Update CPSR flags on Rn AND <Operand2>
AND	AND{cond}{s} Rd, Rn, <Operand2>	N Z C			Rd := Rn AND <Operand2>
EOR	EOR{cond}{s} Rd, Rn, <Operand2>	N Z C			Rd := Rn EOR <Operand2>
ORR	ORR{cond}{s} Rd, Rn, <Operand2>	N Z C			Rd := Rn OR <Operand2>
Bit Clear	BIC{cond}{s} Rd, Rn, <Operand2>	N Z C			Rd := Rn AND NOT <Operand2>
Compare					
Compare negative	CMN{cond} Rn, <Operand2>	N Z C V			Update CPSR flags on Rn - <Operand2>
Saturate					
Signed saturate word, right shift	SSAT{cond} Rd, #<sat>, Rm{, ASR <sh>}		Q		Rd := SignedSat(Rm ASR sh), sat, <sat> range 0-31, <sh> range 1-32.
left shift	SSAT{cond} Rd, #<sat>, Rm{, LSL <sh>}		Q		Rd := SignedSat(Rm LSL sh), sat, <sat> range 0-31, <sh> range 0-31.
Signed saturate two halfwords	SSAT16{cond} Rd, #<sat>, Rm		Q		Rd[31:16] := SignedSat(Rm[31:16], sat), <sat> range 0-15.
Unsigned saturate word, right shift	USAT{cond} Rd, #<sat>, Rm{, ASR <sh>}		Q		Rd := UnsignedSat(Rm ASR sh), sat, <sat> range 0-31, <sh> range 1-32.
left shift	USAT{cond} Rd, #<sat>, Rm{, LSL <sh>}		Q		Rd := UnsignedSat(Rm LSL sh), sat, <sat> range 0-31, <sh> range 0-31.
Unsigned saturate two halfwords	USAT16{cond} Rd, #<sat>, Rm		Q		Rd[31:16] := UnsignedSat(Rm[31:16], sat), <sat> range 0-15.

ARM Instruction Set Quick Reference Card

CS3D2-1

Operation	\$	Assembler	Action	Notes
Pack	6	PKHBT{cond} Rd, Rn, Rm{, LSL #<sh>}	Rd[15:0] := Rn[15:0], Rd[31:16] := (Rm LSL sh)[31:16], sh 0-31.	
Signed extend	6	PKHTB{cond} Rd, Rn, Rm{, ASR #<sh>}	Rd[31:16] := Rn[31:16], Rd[15:0] := (Rm ASR sh)[15:0], sh 1-32.	
	6	SXTB16{cond} Rd, Rm{, ROR #<sh>}	Rd[31:16] := SignExtend((Rm ROR (8 * sh))[23:16]), Rd[15:0] := SignExtend((Rm ROR (8 * sh))[7:0]), sh 0-3.	
	6	SXTB{cond} Rd, Rm{, ROR #<sh>}	Rd[31:0] := SignExtend((Rm ROR (8 * sh))[7:0]), sh 0-3.	
Unsigned extend	6	UXTB16{cond} Rd, Rm{, ROR #<sh>}	Rd[31:0] := ZeroExtend((Rm ROR (8 * sh))[15:0]), sh 0-3.	
	6	UXTB{cond} Rd, Rm{, ROR #<sh>}	Rd[15:0] := ZeroExtend((Rm ROR (8 * sh))[7:0]), sh 0-3.	
Signed extend with add	6	SXTB16{cond} Rd, Rn, Rm{, ROR #<sh>}	Rd[31:0] := ZeroExtend((Rm ROR (8 * sh))[15:0]), sh 0-3.	
	6	SXTB{cond} Rd, Rn, Rm{, ROR #<sh>}	Rd[15:0] := ZeroExtend((Rm ROR (8 * sh))[7:0]), sh 0-3.	
Unsigned extend with add	6	UXTB16{cond} Rd, Rn, Rm{, ROR #<sh>}	Rd[31:0] := ZeroExtend((Rm ROR (8 * sh))[15:0]), sh 0-3.	
	6	UXTB{cond} Rd, Rn, Rm{, ROR #<sh>}	Rd[15:0] := ZeroExtend((Rm ROR (8 * sh))[7:0]), sh 0-3.	
Reverse bytes	6	REV{cond} Rd, Rm	Rd[31:24] := Rm[7:0], Rd[23:16] := Rm[15:8], Rd[15:8] := Rm[23:16], Rd[7:0] := Rm[31:24]	
	6	REV16{cond} Rd, Rm	Rd[31:24] := Rm[7:0], Rd[7:0] := Rm[31:24]	
Select	6	SEVL{cond} Rd, Rn, Rm	Rd[7:0] := Rn[7:0] if GE[0] = 1, else Rd[7:0] := Rm[7:0] Bits [5:8], [23:16], [31:24] selected similarly by GE[1], GE[2], GE[3]	
Branch		B{cond} label	R15 := label	label must be within ±32Mb of current instruction.
		BL{cond} label	R14 := address of next instruction, R15 := label	label must be within ±32Mb of current instruction.
	4T, 5	BLX{cond} Rm	R15 := Rm, Change to Thumb if Rm[0] is 1	Cannot be conditional.
	5T	BLX label	R14 := address of next instruction, R15 := label, Change to Thumb	label must be within ±32Mb of current instruction.
	5	BLX{cond} Rm	R14 := address of next instruction, R15 := Rm[31:1]	
Processor state change	5T, 6	BXJ{cond} Rm	Change to Java state	Cannot be conditional.
	6	CPSID <iflags> {, #<p_mode>}	Disable specified interrupts, optional change mode.	Cannot be conditional.
	6	CPSIE <iflags> {, #<p_mode>}	Enable specified interrupts, optional change mode.	Cannot be conditional.
	6	CPS #<p_mode>	Sets endianness for loads and saves.	Cannot be conditional.
	6	SETEND <endianness>	<endianness> can be BE (Big Endian) or LE (Little Endian).	Cannot be conditional.
	6	SRS<a_mode4S> #<p_mode> {,}	[R13m] := R14, [R13m + 4] := CPSR	Cannot be conditional.
	6	RFE<a_mode4L> Rn{,}	PC := [Rn], CPSR := [Rn + 4]	Cannot be conditional.
	5	BKPT <immed_16>	Preetch abort or enter debug state.	Cannot be conditional.
Software interrupt		SWI{cond} <immed_24>	Software interrupt processor exception.	24-bit value encoded in instruction.
No Op		NOP	None	

ARM Addressing Modes Quick Reference Card

CS3D2-1

Operation	§	Assembler	Action	Notes
Load				
Word User mode privilege branch (§ 5T; and exchange)		LDR{cond} Rd, <a_mode2> LDR{cond} R Rd, <a_mode2P> LDR{cond} R15, <a_mode2>	Rd := [address] R15 := [address][31:1] (§ 5T: Change to Thumb if [address][0] is 1) Rd := ZeroExtend[byte from address]	Rd must not be R15. Rd must not be R15.
Byte User mode privilege		LDR{cond} B Rd, <a_mode2> LDR{cond} BT Rd, <a_mode2P>	Rd := SignExtend[byte from address] Rd := ZeroExtend[halfword from address]	Rd must not be R15. Rd must not be R15.
Halfword signed	4	LDR{cond} H Rd, <a_mode3> LDR{cond} SH Rd, <a_mode3>	Rd := SignExtend[halfword from address] Rd := SignExtend[halfword from address]	Rd must not be R15. Rd must not be R15.
Doubleword Pop, or Block data load return (and exchange)	5E*	LDR{cond} D Rd, <a_mode3> LDR{cond} <a_mode4L> Rn{!}, <reglist-PC> LDR{cond} <a_mode4L> Rn{!}, <reglist+PC>	Load list of registers from [Rn] Load registers, R15 := [address][31:1] (§ 5T: Change to Thumb if [address][0] is 1) Load registers, branch (§ 5T; and exchange), CPSR := SPSR	Rd must be even, and not R14.
Load multiple				
and restore CPSR User mode registers Memory system hint	5E*	LDM{cond} <a_mode4L> Rn, <reglist-PC> PLD <a_mode2>	Load list of User mode registers from [Rn] Memory may prepare to load from address Rd := [Rn], tag address as exclusive access Outstanding tag set if not shared address	Use from exception modes only. Use from privileged modes only. Cannot be conditional. Rd, Rn must not be R15.
Soft preload	6	LDRPX{cond} Rd, [Rn]		
Load exclusive				
Word User mode privilege		STR{cond} Rd, <a_mode2> STR{cond} R Rd, <a_mode2P>	[address] := Rd [address] := Rd	
Byte User mode privilege		STR{cond} B Rd, <a_mode2> STR{cond} BT Rd, <a_mode2P>	[address][7:0] := Rd[7:0] [address][7:0] := Rd[7:0]	
Halfword	4	STR{cond} H Rd, <a_mode3> STR{cond} D Rd, <a_mode3>	[address][15:0] := Rd[15:0] [address] := Rd, [address + 4] := Rd[4:1]	Rd must be even, and not R14.
Store multiple	5E*	STM{cond} <a_mode4S> Rn{!}, <reglist> STM{cond} <a_mode4S> Rn{!}, <reglist> STREX{cond} Rd, Rn, [Rn]	Store list of registers to [Rn] Store list of User mode registers to [Rn] [Rn] := Rn if successful, else 1 Rd := 0 if successful, else 1	Rd must be even, and not R14. Use from privileged modes only. Rd, Rn, Rn must not be R15.
Store exclusive	6			
Semaphore operation				
Swap				
Word	3	SWP{cond} Rd, Rn, [Rn]	temp := [Rn], [Rn] := Rn, Rd := temp	
Byte	3	SWPB{cond} B Rd, Rn, [Rn]	temp := ZeroExtend([Rn][7:0]), [Rn][7:0] := Rn[7:0], Rd := temp	

ARM Addressing Modes Quick Reference Card

CS3D2-1

Addressing Mode 2 - Word and Unsigned Byte Data Transfer			
Pre-indexed	Immediate offset	[Rn], #+/-<immed_12>{1}	Equivalent to [Rn,#0]
Zero offset	Register offset	[Rn], +/-Rm{1}	Allowed shifts 0-31
Scaled register offset	Scaled register offset	[Rn], +/-Rm, LSL #<shift>{1}	Allowed shifts 1-32
		[Rn], +/-Rm, LSR #<shift>{1}	Allowed shifts 1-32
		[Rn], +/-Rm, ASR #<shift>{1}	Allowed shifts 1-32
		[Rn], +/-Rm, ROR #<shift>{1}	Allowed shifts 1-31
		[Rn], +/-Rm, RRX{1}	
Post-indexed	Immediate offset	[Rn], #+/-<immed_12>	Allowed shifts 0-31
Register offset	Register offset	[Rn], +/-Rm, LSL #<shift>	Allowed shifts 1-32
Scaled register offset	Scaled register offset	[Rn], +/-Rm, LSR #<shift>	Allowed shifts 1-32
		[Rn], +/-Rm, ASR #<shift>	Allowed shifts 1-32
		[Rn], +/-Rm, ROR #<shift>	Allowed shifts 1-31
		[Rn], +/-Rm, RRX	

Addressing Mode 3 - Halfword, Signed Byte, and Doubleword Data Transfer			
Pre-indexed	Immediate offset	[Rn], #+/-<immed_8>{1}	Equivalent to [Rn,#0]
Zero offset	Register	[Rn], +/-Rm{1}	
Post-indexed	Immediate offset	[Rn], #+/-<immed_8>	
Register	Register	[Rn], +/-Rm	

Addressing Mode 4 - Multiple Data Transfer			
Block load		Stack pop	
IA	Increment After	FD	Full Descending
IB	Increment Before	ED	Empty Descending
DA	Decrement After	FA	Full Ascending
DB	Decrement Before	EA	Empty Ascending
Block store		Stack push	
IA	Increment After	EA	Empty Ascending
IB	Increment Before	FA	Full Ascending
DA	Decrement After	ED	Empty Descending
DB	Decrement Before	FD	Full Descending

Addressing Mode 5 - Coprocessor Data Transfer			
Pre-indexed	Immediate offset	[Rn], #+/-<immed_8>{1}	Equivalent to [Rn,#0]
Zero offset	Register offset	[Rn], #+/-<immed_8>	
Post-indexed	Immediate offset	[Rn], {8-bit copro. option}	
Unindexed	No offset		

ARM architecture versions	
n	ARM architecture version n and above.
nT, nJ	T or J variants of ARM architecture version n and above.
M	ARM architecture version 3M, and 4 and above, except xM variants.
nE	All E variants of ARM architecture version n and above.
nF*	E variants of ARM architecture version n and above, except xP variants.
XS	XScale coprocessor instruction

Flexible Operand 2		
Immediate value	#<immed_8>	Allowed shifts 0-31
Logical shift left immediate	Rm, LSL #<shift>	Allowed shifts 1-32
Logical shift right immediate	Rm, LSR #<shift>	Allowed shifts 1-32
Arithmetic shift right immediate	Rm, ASR #<shift>	Allowed shifts 1-32
Rotate right immediate	Rm, ROR #<shift>	Allowed shifts 1-31
Register	Rm, ROR	
Rotate right extended	Rm, RRX	
Logical shift left register	Rm, LSL Rs	
Logical shift right register	Rm, LSR Rs	
Arithmetic shift right register	Rm, ASR Rs	
Rotate right register	Rm, ROR Rs	

PSR fields (use at least one suffix)		
Suffix	Meaning	
c	Control field mask byte	PSR[7:0]
f	Flags field mask byte	PSR[31:24]
s	Status field mask byte	PSR[23:16]
x	Extension field mask byte	PSR[15:8]

Condition Field		
Mnemonic	Description	Description (VFP)
EQ	Equal	Equal
NE	Not equal	Not equal, or unordered
CS / HS	Carry Set / Unsigned higher or same	Greater than or equal, or unordered
CC / LO	Carry Clear / Unsigned lower	Less than
MI	Negative	Less than
PL	Positive or zero	Greater than or equal, or unordered
VS	Overflow	Unordered (at least one NaN operand)
VC	No overflow	Not unordered
HI	Unsigned higher	Greater than, or unordered
LS	Unsigned lower or same	Less than or equal
GE	Signed greater than or equal	Greater than or equal
LT	Signed less than	Less than, or unordered
GT	Signed greater than	Greater than
LE	Signed less than or equal	Less than or equal, or unordered
AL	Always (normally omitted)	Always (normally omitted)

Processor Modes	
16	User
17	FIQ Fast Interrupt
18	IRQ Interrupt
19	Supervisor
23	Abort
27	Undefined
31	System

Prefixes for Parallel Instructions	
S	Signed arithmetic modulo 2 ⁸ or 2 ¹⁶ , sets CPSR GE bits
Q	Signed saturating arithmetic
SH	Signed arithmetic, halving results
U	Unsigned arithmetic modulo 2 ⁸ or 2 ¹⁶ , sets CPSR GE bits
UQ	Unsigned saturating arithmetic
UH	Unsigned arithmetic, halving results

ARM Addressing Modes Quick Reference Card

C93D2-1

Coprocessor operations	\$	Assembler	Action	Notes
Data operations	2	CDB{cond} <copr>, <op1>, CRd, CRn, CRm{, <op2>}	Coprocessor dependent	
Alternative data operations	5	CDB2 <copr>, <op1>, CRd, CRn, CRm{, <op2>}	Coprocessor dependent	Cannot be conditional.
Move to ARM register from coprocessor	2	MRC{cond} <copr>, <op1>, Rd, CRn, CRm{, <op2>}	Coprocessor dependent	Cannot be conditional.
Alternative move	5	MRC2 <copr>, <op1>, Rd, CRn, CRm{, <op2>}	Coprocessor dependent	Cannot be conditional.
Two ARM register move	5E*	MRC{cond} <copr>, <op1>, Rd, Rn, CRm	Coprocessor dependent	Cannot be conditional.
Alternative two ARM register move	2	MRC2 <copr>, <op1>, Rd, Rn, CRm	Coprocessor dependent	Cannot be conditional.
Move to coproc from ARM reg	3	MCR{cond} <copr>, <op1>, Rd, CRn, CRm{, <op2>}	Coprocessor dependent	Cannot be conditional.
Alternative move	5E*	MCR2 <copr>, <op1>, Rd, Rn, CRm	Coprocessor dependent	Cannot be conditional.
Two ARM register move	6	MCR2 <copr>, <op1>, Rd, Rn, CRm	Coprocessor dependent	Cannot be conditional.
Alternative two ARM register move	2	LDC{cond} <copr>, CRd, <a_mode5>	Coprocessor dependent	Cannot be conditional.
Load	2	LDC2 <copr>, CRd, <a_mode5>	Coprocessor dependent	Cannot be conditional.
Alternative loads	5	STC{cond} <copr>, CRd, <a_mode5>	Coprocessor dependent	Cannot be conditional.
Store	2	STC2 <copr>, CRd, <a_mode5>	Coprocessor dependent	Cannot be conditional.
Alternative stores	5			

Proprietary Notice

Words and logos marked with ® or ™ are registered trademarks or trademarks owned by ARM Limited. Other brands and names mentioned herein may be the trademarks of their respective owners.

Neither the whole nor any part of the information contained in, or the product described in, this document may be adapted or reproduced in any material form except with the prior written permission of the copyright holder.

The product described in this document is subject to continuous developments and improvements. All particulars of the product and its use contained in this document are given by ARM in good faith. However, all warranties implied or expressed, including but not limited to implied warranties of merchantability, or fitness for purpose, are excluded.

This reference card is intended only to assist the reader in the use of the product. ARM Ltd shall not be liable for any loss or damage arising from the use of any information in this reference card, or any error or omission in such information, or any incorrect use of the product.

Document Number

ARM QRC 0001H

Change Log

Issue	Date	By	Change
A	June 1995	BJH	First Release
B	Sept 1996	BJH	Second Release
C	Nov 1998	BJH	Third Release
D	Oct 1999	CKS	Fourth Release
E	Oct 2000	CKS	Fifth Release
F	Sept 2001	CKS	Sixth Release
G	Jan 2003	CKS	Seventh Release
H	Oct 2003	CKS	Eighth Release