



Coláiste na Tríonóide, Baile Átha Cliath
Trinity College Dublin

Ollscoil Átha Cliath | The University of Dublin

Faculty of Engineering, Mathematics and Science
School of Computer Science & Statistics

Integrated Engineering
Year 3 Examination

Trinity Term 2016

3D2 Microprocessor Systems 2

13 May 2016

RDS Main Hall

14:00 – 16:00

Dr Mike Brady

Instructions to Candidates:

You may not start this examination until you are instructed to do so by the Invigilator.

Attempt **two** questions.

All questions carry equal marks. Each question is marked out of a total of 20 marks.

Materials permitted for this examination:

An ASCII code table (one page) and an ARM Instruction Set Summary (six pages) accompany this examination paper.

Non-programmable calculators are permitted for this examination — please indicate the make and model of your calculator on each answer book used.

1. (a) Write a fragment of ARM assembly code to form the sum of 1,000 integers stored from location `ARRAY` upwards and to store the result at location `SUM`. How would you deal with arithmetic overflow? [8 marks]
 - (b) Give an account of what a *cache* is and how caches are organised and managed. [6 marks]
 - (c) Assuming a three-stage pipeline (fetch-decode-execute), a 1 nanosecond processor clock, 10 nanosecond main memory and a cache that can be accessed by the processor instantly, estimate the amount of time it would take to execute the main loop of your code fragment above. Give an account of any problems estimating the time. [6 marks]
-
2. (a) List the different modes available in the ARM processor. What are they for, and how does the ARM processor move between them? Write a fragment of code to put the processor into the user mode. [6 marks]
 - (b) Write an interrupt handler that is called by a quartz crystal-controller clock interrupt every 0.1641417 milliseconds to maintain a seconds counter in location `SECONDS`. Your code must introduce no extra inaccuracies to the time by making any approximations. [14 marks]
-
3. (a) Explain exactly what the *context* of a program is. How does an interrupt handler (or other exception handler) preserve the context of programs when it interrupts a program? [4 marks]
 - (b) Write a fragment of an interrupt handler to save the entire register and CSPR context of a user mode program it has interrupted on the program's own stack. [16 marks]

ASCII Code

Row Number	Column Number							
	000	001	010	011	100	101	110	111
0000	<i>NUL</i>	<i>DLE</i>	◊	0	@	P	`	p
0001	<i>SOH</i>	<i>DC1</i>	!	1	A	Q	a	q
0010	<i>STX</i>	<i>DC2</i>	"	2	B	R	b	r
0011	<i>ETX</i>	<i>DC3</i>	#	3	C	S	c	s
0100	<i>EOT</i>	<i>DC4</i>	\$	4	D	T	d	t
0101	<i>ENQ</i>	<i>NAK</i>	%	5	E	U	e	u
0110	<i>ACK</i>	<i>SYN</i>	&	6	F	V	f	v
0111	<i>BELL</i>	<i>ETB</i>	'	7	G	W	g	w
1000	<i>BS</i>	<i>CAN</i>	(8	H	X	h	x
1001	<i>HT</i>	<i>EM</i>)	9	I	Y	i	y
1010	<i>LF</i>	<i>SUB</i>	*	:	J	Z	j	z
1011	<i>VT</i>	<i>ESC</i>	+	;	K	[k	{
1100	<i>FF</i>	<i>FS</i>	,	<	L	\	l	
1101	<i>CR</i>	<i>GS</i>	-	=	M]	m	}
1110	<i>SO</i>	<i>RS</i>	.	>	N	^	n	~
1111	<i>SI</i>	<i>US</i>	/	?	O	_	o	<i>DEL</i>

The ASCII code of a character is found by combining its Column Number (given in 3-bit binary) with its Row Number (given in 4-bit binary).

The Column Number forms bits 6, 5 and 4 of the ASCII, and the Row Number forms bits 3, 2, 1 and 0 of the ASCII.

Example of use: to get ASCII code for letter "n", locate it in Column **110**, Row **1110**. Hence its ASCII code is **1101110**.

The **Control Code** mnemonics are given in italics above; e.g. *CR* for Carriage Return, *LF* for Line Feed, *BELL* for the Bell, *DEL* for Delete.

The Space is ASCII 0100000, and is shown as ◊ here.

ARM® Instruction Set Quick Reference Card

Key to Tables	
{cond}	Refer to Table Condition Field . Omit for unconditional execution.
<Operand2>	Refer to Table Flexible Operand 2 . Shift and rotate are only available as part of Operand2.
<fields>	Refer to Table PSR fields .
<PSR>	Either CPSR (Current Processor Status Register) or SPSR (Saved Processor Status Register)
{S}	Updates condition flags if S present.
C*, V*	Flag is unpredictable in Architecture v4 and earlier, unchanged in Architecture v5 and later. Sticky flag. Always updates on overflow (no S option). Read and reset using MRS and MSR.
Q	Four Greater than or Equal flags. Always updated by parallel adds and subtracts.
GB	B meaning half-register [15:0], or T meaning [31:16].
x, y	A 32-bit constant, formed by right-rotating an 8-bit value by an even number of bits.
<immed_8r>	RsX is Rs rotated 16 bits if X present. Otherwise, RsX is Rs.
{X}	Refer to Table Prefixes for Parallel Instructions
<prefix>	Refer to Table Processor Modes
<p_mode>	R13 for the processor mode specified by <p_mode>

Operation	§	Assembler	S updates	Q	Action
Arithmetic	Add	ADD{cond}{S} Rd, Rn, <Operand2>	N Z C V	Q	Rd := Rn + Operand2
	with carry saturating	ADC{cond}{S} Rd, Rn, <Operand2>	N Z C V	Q	Rd := Rn + Operand2 + Carry
Subtract	double saturating	5E QDAD{cond} Rd, Rn, Rn	N Z C V	Q	Rd := SAT(Rn + SAT(Rn * 2))
	with carry reverse subtract	5E QDAD{cond}{S} Rd, Rn, <Operand2>	N Z C V	Q	Rd := Rn - Operand2
reverse subtract with carry saturating	double saturating	5E QDAD{cond}{S} Rd, Rn, <Operand2>	N Z C V	Q	Rd := Rn - Operand2 - NOT(Carry)
	double saturating	5E QDAD{cond}{S} Rd, Rn, <Operand2>	N Z C V	Q	Rd := Rn - Operand2 - Rn - NOT(Carry)
Multiply	and accumulate	5E QDAD{cond}{S} Rd, Rn, Rn	N Z C V	Q	Rd := SAT(Rn - SAT(Rn * 2))
	unsigned long	2 MUL{cond}{S} Rd, Rm, Rs, Rs	N Z C V	Q	Rd := (Rm * Rs)[31:0]
unsigned double accumulate long	unsigned long	M UMULL{cond}{S} RdLo, RdHi, Rm, Rs	N Z C V	Q	RdHi, RdLo := unsigned(Rm * Rs)
	signed multiply long	M UMULAL{cond}{S} RdLo, RdHi, Rm, Rs	N Z C V	Q	RdHi, RdLo := unsigned(RdHi, RdLo + Rm * Rs)
Signed multiply long and accumulate long	signed multiply long	M UMULAL{cond}{S} RdLo, RdHi, Rm, Rs	N Z C V	Q	RdHi, RdLo := signed(RdHi, RdLo + Rm * Rs)
16 * 16 bit	16 * 16 bit	5E SMULAXY{cond} Rd, Rm, Rs	N Z C V	Q	Rd := Rm[X] * Rs[Y]
	16 * 16 bit	5E SMULAXY{cond} Rd, Rm, Rs	N Z C V	Q	Rd := (Rm * Rs)[47:16]
32 * 16 bit and accumulate	32 * 16 bit and accumulate	5E SMULAXY{cond} Rd, Rm, Rs, Rn	N Z C V	Q	Rd := Rn + (Rm * Rs)[47:16]
	16 * 16 bit and accumulate	5E SMULAXY{cond} Rd, Rm, Rs, Rn	N Z C V	Q	RdHi, RdLo := RdHi, RdLo + Rm[X] * Rs[Y]
Dual signed multiply, add and accumulate long	Dual signed multiply, add and accumulate long	6 SMULAD{X}{cond} Rd, Rm, Rs, Rn	N Z C V	Q	Rd := Rn + Rm[15:0] * RsX[15:0] + Rm[31:16] * RsX[31:16]
	Dual signed multiply, subtract and accumulate long	6 SMULSD{X}{cond} Rd, Rm, Rs, Rn	N Z C V	Q	Rd := Rn + Rm[15:0] * RsX[15:0] + Rm[31:16] * RsX[31:16]
Signed most significant word multiply and accumulate	Signed most significant word multiply and accumulate	6 SMULAL{X}{cond} RdLo, RdHi, Rm, Rs	N Z C V	Q	RdHi, RdLo := RdHi, RdLo + Rm[15:0] * RsX[15:0] + Rm[31:16] * RsX[31:16]
	Signed most significant word multiply and accumulate	6 SMULAL{X}{cond} RdLo, RdHi, Rm, Rs	N Z C V	Q	RdHi, RdLo := RdHi, RdLo + Rm[15:0] * RsX[15:0] + Rm[31:16] * RsX[31:16]
Multiply with internal 40-bit accumulate packed halfword	Multiply with internal 40-bit accumulate packed halfword	XS MTRAP{cond} Ac, Rm, Rs	N Z C V	Q	Ac := Ac + Rm[15:0] * Rs[15:0] + Rm[31:16] * Rs[31:16]
	Multiply with internal 40-bit accumulate packed halfword	XS MTRAP{cond} Ac, Rm, Rs	N Z C V	Q	Ac := Ac + Rm[X] * Rs[Y]
Count leading zeros	Count leading zeros	5 CLZ{cond} Rd, Rm	N Z C V	Q	Rd := number of leading zeroes in Rm

Endianness	Can be BE (Big Endian) or LE (Little Endian).
<a_mode2>	Refer to Table Addressing Mode 2 .
<a_mode2P>	Refer to Table Addressing Mode 2 (Post-indexed only) .
<a_mode3>	Refer to Table Addressing Mode 3 .
<a_mode4L>	Refer to Table Addressing Mode 4 (Block load or Stack pop) .
<a_mode4S>	Refer to Table Addressing Mode 4 (Block store or Stack push) .
<a_mode5>	Refer to Table Addressing Mode 5 .
<reglist>	A comma-separated list of registers, enclosed in braces { and }.
<reglist-PC>	As <reglist>, must not include the PC.
<reglist+PC>	As <reglist>, including the PC.
{i}	Updates base register after data transfer if i present.
+/-	+ or - (may be omitted).
\$	Refer to Table ARM architecture versions .
<iflags>	Interrupt flags. One or more of a, i, f (abort, interrupt, fast interrupt). Rounds result to nearest if R present, otherwise truncates result.

ARM Addressing Modes Quick Reference Card

Operation	Assembler	S updates	Q	GE Action
Parallel arithmetic				
Halfword-wise addition	<prefix>ADDD{cond} Rd, Rn, Rm			GE: Rd[31:16] := Rn[31:16] + Rm[31:16], Rd[15:0] := Rn[15:0] + Rm[15:0]
Halfword-wise subtraction	<prefix>SUBB{cond} Rd, Rn, Rm			GE: Rd[31:24] := Rn[31:24] - Rm[31:24], Rd[23:16] := Rn[23:16] - Rm[23:16], Rd[15:8] := Rn[15:8] - Rm[15:8], Rd[7:0] := Rn[7:0] - Rm[7:0]
Byte-wise addition	<prefix>ADDB{cond} Rd, Rn, Rm			GE: Rd[31:24] := Rn[31:24] + Rm[31:24], Rd[23:16] := Rn[23:16] + Rm[23:16], Rd[15:8] := Rn[15:8] + Rm[15:8], Rd[7:0] := Rn[7:0] + Rm[7:0]
Byte-wise subtraction	<prefix>SUBB{cond} Rd, Rn, Rm			GE: Rd[31:24] := Rn[31:24] - Rm[31:24], Rd[23:16] := Rn[23:16] - Rm[23:16], Rd[15:8] := Rn[15:8] - Rm[15:8], Rd[7:0] := Rn[7:0] - Rm[7:0]
Halfword-wise exchange, add, subtract	<prefix>ADDSUBX{cond} Rd, Rn, Rm			GE: Rd[31:16] := Rn[31:16] + Rm[15:0], Rd[15:0] := Rn[15:0] - Rm[31:16]
Halfword-wise exchange, subtract, add	<prefix>SUBADX{cond} Rd, Rn, Rm			GE: Rd[31:16] := Rn[31:16] - Rm[15:0], Rd[15:0] := Rn[15:0] + Rm[31:16]
Unsigned sum of absolute differences	USADB{cond} Rd, Rm, Rs			Rd := Abs(Rm[15:8] - Rs[15:8]) + Abs(Rm[7:0] - Rs[7:0]) + Abs(Rm[15:8] - Rs[15:8]) + Abs(Rm[7:0] - Rs[7:0])
and accumulate	USADAB{cond} Rd, Rm, Rs, Rn			Rd := Operand2
Move				
Move	MOV{cond} {S} Rd, <Operand2>	N Z C		Rd := Operand2
NOT	MVN{cond} {S} Rd, <Operand2>	N Z C		Rd := 0xFFFFFFFF EOR Operand2
PSR to register	MRS{cond} Rd, <PSR>			Rd := PSR
register to PSR	MSR{cond} <PSR>_fields, Rm			PSR := Rm (selected bytes only)
immediate to PSR	MSR{cond} <PSR>_fields, #<immed_8r>			PSR := immed_8r (selected bytes only)
40-bit accumulator to register	MRA{cond} RdIo, RdHi, Ac			RdIo := Ac[31:0], RdHi := Ac[39:32]
register to 40-bit accumulator	MAR{cond} Ac, RdIo, RdHi			Ac[31:0] := RdIo, Ac[39:32] := RdHi
Copy	CPY{cond} Rd, <Operand2>			Rd := Operand2
Logical				
Test	TST{cond} Rn, <Operand2>	N Z C		Update CPSR flags on Rn AND Operand2
Test equivalence	TEQ{cond} Rn, <Operand2>	N Z C		Update CPSR flags on Rn AND Operand2
AND	AND{cond} {S} Rd, Rn, <Operand2>	N Z C		Rd := Rn AND Operand2
EOR	EOR{cond} {S} Rd, Rn, <Operand2>	N Z C		Rd := Rn EOR Operand2
ORR	ORR{cond} {S} Rd, Rn, <Operand2>	N Z C		Rd := Rn OR Operand2
Bit Clear	BIC{cond} {S} Rd, Rn, <Operand2>	N Z C		Rd := Rn AND NOT Operand2
Compare				
Compare	CMP{cond} Rn, <Operand2>	N Z C V		Update CPSR flags on Rn - Operand2
negative	CMN{cond} Rn, <Operand2>	N Z C V		Update CPSR flags on Rn + Operand2
Saturate				
Signed saturate word, right shift	SSAT{cond} Rd, #<sat>, Rm{, ASR <sh>}		Q	Rd := SignedSat(Rm ASR sh, sat). <sat> range 0-31, <sh> range 1-32.
left shift	SSAT{cond} Rd, #<sat>, Rm{, LSL <sh>}		Q	Rd := SignedSat(Rm LSL sh, sat). <sat> range 0-31, <sh> range 0-31.
Signed saturate two halfwords	SSAT16{cond} Rd, #<sat>, Rm		Q	Rd[31:16] := SignedSat(Rm[31:16], sat). <sat> range 0-15.
Unsigned saturate word, right shift	USAT{cond} Rd, #<sat>, Rm{, ASR <sh>}		Q	Rd := UnsignedSat(Rm ASR sh, sat). <sat> range 0-31, <sh> range 1-32.
left shift	USAT{cond} Rd, #<sat>, Rm{, LSL <sh>}		Q	Rd := UnsignedSat(Rm LSL sh, sat). <sat> range 0-31, <sh> range 0-31.
Unsigned saturate two halfwords	USAT16{cond} Rd, #<sat>, Rm		Q	Rd[31:16] := UnsignedSat(Rm[31:16], sat). <sat> range 0-15.

ARM Instruction Set Quick Reference Card

CS3D2-1

Operation	Assembler	§	Action	Notes
Pack	Pack halfword bottom + top Pack halfword top + bottom	6 6	Rd[15:0] := Rn[15:0], Rd[31:16] := (Rm LSL, sh)[31:16], sh 0-31. Rd[31:16] := Rn[31:16], Rd[15:0] := (Rm ASR, sh)[15:0], sh 1-32.	
Signed extend	Halfword to word Two bytes to halfwords	6 6	SXTB{cond} Rd, Rm{, ROR #<sh>} SXTB16{cond} Rd, Rm{, ROR #<sh>} Rd[31:0] := SignExtend((Rm ROR (8 * sh))[15:0]), sh 0-3. Rd[31:16] := SignExtend((Rm ROR (8 * sh))[23:16]), Rd[15:0] := SignExtend((Rm ROR (8 * sh))[7:0]), sh 0-3. Rd[31:0] := SignExtend((Rm ROR (8 * sh))[7:0]), sh 0-3.	
Unsigned extend	Halfword to word Two bytes to halfwords	6 6	UXTB{cond} Rd, Rm{, ROR #<sh>} UXTB16{cond} Rd, Rm{, ROR #<sh>} Rd[31:0] := ZeroExtend((Rm ROR (8 * sh))[15:0]), sh 0-3. Rd[31:16] := ZeroExtend((Rm ROR (8 * sh))[23:16]), Rd[15:0] := ZeroExtend((Rm ROR (8 * sh))[7:0]), sh 0-3. Rd[31:0] := ZeroExtend((Rm ROR (8 * sh))[7:0]), sh 0-3.	
Signed extend with add	Halfword to word, add Two bytes to halfwords, add	6 6	SXTAB{cond} Rd, Rn, Rm{, ROR #<sh>} SXTAB16{cond} Rd, Rn, Rm{, ROR #<sh>} Rd[31:0] := Rd[31:0] + SignExtend((Rm ROR (8 * sh))[15:0]), sh 0-3. Rd[31:16] := Rd[31:16] + SignExtend((Rm ROR (8 * sh))[23:16]), Rd[15:0] := Rd[15:0] + SignExtend((Rm ROR (8 * sh))[7:0]), sh 0-3. Rd[31:0] := Rd[31:0] + SignExtend((Rm ROR (8 * sh))[7:0]), sh 0-3.	
Unsigned extend with add	Halfword to word, add Two bytes to halfwords, add	6 6	UXTAB{cond} Rd, Rn, Rm{, ROR #<sh>} UXTAB16{cond} Rd, Rn, Rm{, ROR #<sh>} Rd[31:0] := Rd[31:0] + ZeroExtend((Rm ROR (8 * sh))[15:0]), sh 0-3. Rd[31:16] := Rd[31:16] + ZeroExtend((Rm ROR (8 * sh))[23:16]), Rd[15:0] := Rd[15:0] + ZeroExtend((Rm ROR (8 * sh))[7:0]), sh 0-3. Rd[31:0] := Rd[31:0] + ZeroExtend((Rm ROR (8 * sh))[7:0]), sh 0-3.	
Reverse bytes	In word In both halfwords	6 6	REV{cond} Rd, Rm REV16{cond} Rd, Rm Rd[15:8] := Rm[7:0], Rd[7:0] := Rm[15:8], Rd[15:8] := Rm[7:0], Rd[7:0] := Rm[15:8], Rd[31:24] := Rm[23:16], Rd[23:16] := Rm[31:24] Rd[15:8] := Rm[7:0], Rd[7:0] := Rm[15:8], Rd[31:16] := Rm[7:0] * &FFFF	
Select	Select bytes	6	SEL{cond} Rd, Rn, Rm Rd[7:0] := Rd[7:0] if GE[0] = 1, else Rd[7:0] := Rm[7:0] Bit[15:8], [23:16], [31:24] selected similarly by GE[1], GE[2], GE[3] R15 := label	
Branch	Branch with link and exchange with link and exchange (1) with link and exchange (2)	B{cond} label BL{cond} label 4T, 5 BX{cond} Rm ST BLX label 5 BLX{cond} Rm 5J, 6 BXJ{cond} Rm	R14 := address of next instruction, R15 := label R15 := Rm, Change to Thumb if Rm[0] is 1 R14 := address of next instruction, R15 := label, Change to Thumb R14 := address of next instruction, R15 := Rn[31:1] Change to Thumb if Rn[0] is 1 Change to Java state	label must be within ±32Mb of current instruction. label must be within ±32Mb of current instruction. Cannot be conditional, label must be within ±32Mb of current instruction.
Processor state change	Change processor state Change processor mode Set endianness Store return state Return from exception Breakpoint	6 CPSID <flags> {, #<p_mode>} 6 CPSIE <flags> {, #<p_mode>} 6 CPS #<p_mode> 6 SETEND <endianness> 6 SRS<a_mode4S> #<p_mode>{!} 6 RPRE<a_mode4L> Rn{!} 5 BKPT <immed_16> SWI{cond} <immed_24>	Disable specified interrupts, optional change mode. Enable specified interrupts, optional change mode. Sets endianness for loads and saves. <endianness> can be BE (Big Endian) or LE (Little Endian). [R13m] := R14, [R13m + 4] := CPSR PC := [Rn], CPSR := [Rn + 4] Prefetch abort or enter debug state. Software interrupt processor exception.	Cannot be conditional. Cannot be conditional. Cannot be conditional. Cannot be conditional. Cannot be conditional. Cannot be conditional. 24-bit value encoded in instruction.
Software interrupt	Software interrupt	5	NONE	
No Op	No operation	5	NONE	

ARM Addressing Modes Quick Reference Card

CS3D2-1

Operation	§	Assembler	Action	Notes
Load				
Word User mode privilege branch (§ 5T: and exchange)		LDRL{cond} Rd, <a_mode2> LDRL{cond} T Rd, <a_mode2P> LDRL{cond} R15, <a_mode2>	Rd := [address] R15 := [address][31:1] (§ 5T: Change to Thumb if [address][0] is 1) Rd := ZeroExtend[byte from address]	Rd must not be R15. Rd must not be R15.
Byte User mode privilege signed		LDRL{cond} B Rd, <a_mode2P> LDRL{cond} BT Rd, <a_mode2P>	Rd := SignExtend[byte from address] Rd := ZeroExtend[halfword from address]	Rd must not be R15. Rd must not be R15.
Halfword signed		LDRL{cond} H Rd, <a_mode3> LDRL{cond} SH Rd, <a_mode3>	Rd := SignExtend[halfword from address] Rd := [address], R(d+1) := [address + 4]	Rd must not be R15. Rd must not be R15.
Doubleword Pop, or Block data load return (and exchange)		LDRL{cond} D Rd, <a_mode3> LDRL{cond} <a_mode4L> Rn{!}, <reglist-PC> LDRL{cond} <a_mode4L> Rn{!}, <reglist+PC>	Load list of registers from [Rn] Load registers, R15 := [address][31:1] (§ 5T: Change to Thumb if [address][0] is 1) Load registers, branch (§ 5T: and exchange), CPSR := SPSR	Rd must be even, and not R14.
Load multiple		LDML{cond} <a_mode4L> Rn{!}, <reglist-PC> LDML{cond} <a_mode4L> Rn, <reglist-PC> PTLD <a_mode2> IDRDL{cond} Rd, [Rn]	Load list of registers from [Rn] Memory may prepare to load from address Rd := [Rn], tag address as exclusive access Outstanding tag set if not shared address	Use from exception modes only. Use from privileged modes only. Cannot be conditional. Rd, Rn must not be R15.
Soft preload				
Load exclusive				
Word User mode privilege		STR{cond} Rd, <a_mode2> STR{cond} T Rd, <a_mode2P> STR{cond} B Rd, <a_mode2>	[address] := Rd [address][7:0] := Rd[7:0] [address][15:0] := Rd[15:0]	
Byte User mode privilege		STR{cond} B Rd, <a_mode2P> STR{cond} H Rd, <a_mode3>	[address] := Rd, [address + 4] := R(d+1) Store list of registers to [Rn]	Rd must be even, and not R14.
Halfword		STR{cond} D Rd, <a_mode3> STR{cond} <a_mode4S> Rn{!}, <reglist> STR{cond} <a_mode4S> Rn{!}, <reglist> STRDL{cond} Rd, Rm, [Rn]	Store list of registers to [Rn] [Rn] := Rn if allowed, Rd := 0 if successful, else 1	Use from privileged modes only. Rd, Rm, Rn must not be R15.
Store multiple				
Store exclusive				
Word User mode privilege		SWP{cond} Rd, Rm, [Rn] SWP{cond} B Rd, Rm, [Rn]	temp := [Rn], [Rn] := Rm, Rd := temp temp := ZeroExtend([Rn][7:0]), [Rn][7:0] := Rd[7:0], Rd := temp	
Byte				
Swap				

ARM Addressing Modes Quick Reference Card

CS3D2-1

Addressing Mode 2 - Word and Unsigned Byte Data Transfer			
Pre-indexed	Immediate offset	[Rn], #+/-<immed_12>{i}	Equivalent to [Rn,#0]
	Zero offset	[Rn]	
	Scaled register offset	[Rn], +/-Rn{ } [Rn], +/-Rn, LSL #<shift>{i} [Rn], +/-Rn, LSR #<shift>{i} [Rn], +/-Rn, ASR #<shift>{i} [Rn], +/-Rn, ROR #<shift>{i}	Allowed shifts 0-31 Allowed shifts 1-32 Allowed shifts 1-32 Allowed shifts 1-32 Allowed shifts 1-31
Post-indexed	Immediate offset	[Rn], #+/-<immed_12>	
	Register offset	[Rn], +/-Rn	Allowed shifts 0-31
	Scaled register offset	[Rn], +/-Rn, LSL #<shift> [Rn], +/-Rn, LSR #<shift> [Rn], +/-Rn, ASR #<shift> [Rn], +/-Rn, ROR #<shift>	Allowed shifts 1-32 Allowed shifts 1-32 Allowed shifts 1-32 Allowed shifts 1-31
Addressing Mode 2 (Post-indexed only)			
Post-indexed	Immediate offset	[Rn], #+/-<immed_12>	Equivalent to [Rn,#0]
	Zero offset	[Rn]	
	Register offset	[Rn], +/-Rn	Allowed shifts 0-31
	Scaled register offset	[Rn], +/-Rn, LSL #<shift> [Rn], +/-Rn, LSR #<shift> [Rn], +/-Rn, ASR #<shift> [Rn], +/-Rn, ROR #<shift>	Allowed shifts 1-32 Allowed shifts 1-32 Allowed shifts 1-32 Allowed shifts 1-31
Addressing Mode 3 - Halfword, Signed Byte, and Doubleword Data Transfer			
Pre-indexed	Immediate offset	[Rn], #+/-<immed_8>{i}	Equivalent to [Rn,#0]
	Register	[Rn], +/-Rn{ }{i}	
Post-indexed	Immediate offset	[Rn], #+/-<immed_8>	
	Register	[Rn], +/-Rn	
Addressing Mode 4 - Multiple Data Transfer			
Block load		Stack pop	
IA	Increment After	FD	Full Descending
IB	Increment Before	ED	Empty Descending
DA	Decrement After	FA	Full Ascending
DB	Decrement Before	EA	Empty Ascending
Block store		Stack push	
IA	Increment After	EA	Empty Ascending
IB	Increment Before	FA	Full Ascending
DA	Decrement After	ED	Empty Descending
DB	Decrement Before	FD	Full Descending
Addressing Mode 5 - Coprocessor Data Transfer			
Pre-indexed	Immediate offset	[Rn], #+/-<immed_8*4>{i}	Equivalent to [Rn,#0]
Post-indexed	Immediate offset	[Rn], #+/-<immed_8*4>	
Unindexed	No offset	[Rn], {8-bit copro. option}	

ARM architecture versions	
n	ARM architecture version n and above.
nT, nJ	T or J variants of ARM architecture version n and above.
M	ARM architecture version 3M, and 4 and above, except xM variants.
nE	All E variants of ARM architecture version n and above.
nE*	E variants of ARM architecture version n and above, except xE variants.
XS	XScale coprocessor instruction

Flexible Operand 2	
Immediate value	#<immed_8x>
Logical shift left immediate	Rm, LSL #<shift>
Logical shift right immediate	Rm, LSR #<shift>
Arithmetic shift right immediate	Rm, ASR #<shift>
Rotate right immediate	Rm, ROR #<shift>
Register	Rm, ROR
Rotate right extended	Rm, RRRX
Logical shift left register	Rm, LSL Rs
Logical shift right register	Rm, LSR Rs
Arithmetic shift right register	Rm, ASR Rs
Rotate right register	Rm, ROR Rs

PSR fields (use at least one suffix)	
Suffix	Meaning
C	Control field mask byte
F	Flags field mask byte
S	Status field mask byte
X	Extension field mask byte
	PSR[7:0]
	PSR[13:24]
	PSR[23:16]
	PSR[15:8]

Condition Field	Description	Description (VFP)
EQ	Equal	Equal
NE	Not equal	Not equal, or unordered
CS / HS	Carry Set / Unsigned higher or same	Greater than or equal, or unordered
CC / LO	Carry Clear / Unsigned lower	Less than
MI	Negative	Less than
PL	Positive or zero	Greater than or equal, or unordered
VS	Overflow	Unordered (at least one NaN operand)
VC	No overflow	Not unordered
HI	Unsigned higher	Greater than, or unordered
LS	Unsigned lower or same	Less than or equal
GE	Signed greater than or equal	Greater than or equal
LT	Signed less than	Less than, or unordered
GT	Signed greater than	Greater than
LE	Signed less than or equal	Less than or equal, or unordered
AL	Always (normally omitted)	Always (normally omitted)

Processor Modes	
16	User
17	FIQ Fast Interrupt
18	IRQ Interrupt
19	Supervisor
23	Abort
27	Undefined
31	System
Prefixes for Parallel Instructions	
S	Signed arithmetic modulo 2 ⁸ or 2 ¹⁶ , sets CPSR GE bits
Q	Signed saturating arithmetic
SH	Signed arithmetic, halving results
U	Unsigned arithmetic modulo 2 ⁸ or 2 ¹⁶ , sets CPSR GE bits
UQ	Unsigned saturating arithmetic
UH	Unsigned arithmetic, halving results

ARM Addressing Modes Quick Reference Card

Coprocessor operations	\$	Assembler	Action	Notes
Data operations	2	CDP{cond} <coprx>, <op1>, CRd, CRn, CRm{, <op2>}	Coprocessor dependent	
Alternative data operations	5	CDP2 <coprx>, <op1>, CRd, CRn, CRm{, <op2>}	Coprocessor dependent	Cannot be conditional.
Move to ARM register from coprocessor	2	MRC{cond} <coprx>, <op1>, Rd, CRn, CRm{, <op2>}	Coprocessor dependent	Cannot be conditional.
Alternative move	5	MRC2 <coprx>, <op1>, Rd, CRn, CRm{, <op2>}	Coprocessor dependent	Cannot be conditional.
Two ARM register move	SE#	MRRC{cond} <coprx>, <op1>, Rd, Rn, CRm	Coprocessor dependent	Cannot be conditional.
Alternative two ARM register move	6	MRRC2 <coprx>, <op1>, Rd, Rn, CRm	Coprocessor dependent	Cannot be conditional.
Move to coproc from ARM reg	2	MCR{cond} <coprx>, <op1>, Rd, CRn, CRm{, <op2>}	Coprocessor dependent	Cannot be conditional.
Alternative move	5	MCR2 <coprx>, <op1>, Rd, CRn, CRm{, <op2>}	Coprocessor dependent	Cannot be conditional.
Two ARM register move	SE#	MCRR{cond} <coprx>, <op1>, Rd, Rn, CRm	Coprocessor dependent	Cannot be conditional.
Alternative two ARM register move	6	MCRR2 <coprx>, <op1>, Rd, Rn, CRm	Coprocessor dependent	Cannot be conditional.
Load	2	LDC{cond} <coprx>, CRd, <a_mode5>	Coprocessor dependent	Cannot be conditional.
Alternative loads	5	LDC2 <coprx>, CRd, <a_mode5>	Coprocessor dependent	Cannot be conditional.
Store	2	STC{cond} <coprx>, CRd, <a_mode5>	Coprocessor dependent	Cannot be conditional.
Alternative stores	5	STC2 <coprx>, CRd, <a_mode5>	Coprocessor dependent	Cannot be conditional.

Proprietary Notice

Words and logos marked with ® or ™ are registered trademarks or trademarks owned by ARM Limited. Other brands and names mentioned herein may be the trademarks of their respective owners.

Neither the whole nor any part of the information contained in, or the product described in, this document may be adapted or reproduced in any material form except with the prior written permission of the copyright holder.

The product described in this document is subject to continuous developments and improvements. All particulars of the product and its use contained in this document are given by ARM in good faith. However, all warranties implied or expressed, including but not limited to implied warranties of merchantability, or fitness for purpose, are excluded.

This reference card is intended only to assist the reader in the use of the product. ARM Ltd shall not be liable for any loss or damage arising from the use of any information in this reference card, or any error or omission in such information, or any incorrect use of the product.

Document Number

ARM QRC 0001H

Change Log

Issue	Date	By	Change
A	June 1995	BJH	First Release
B	Sept 1996	BJH	Second Release
C	Nov 1998	BJH	Third Release
D	Oct 1999	CKS	Fourth Release
E	Oct 2000	CKS	Fifth Release
F	Sept 2001	CKS	Sixth Release
G	Jan 2003	CKS	Seventh Release
H	Oct 2003	CKS	Eighth Release