

DIGITAL SYSTEM DESIGN POCKET CALCULATOR

Implemented and projected by:

Mozacu Ștefania-Cristina

Technical University of Cluj Napoca

Faculty of Automation and Computer Science

Department of Computer Science and Information Technology

Group 30414

Registration Number 210/6430

Course Professor:

Octavian Augustin Cret

Project Supervisor:

Albu Cristian

Table of Contents

Contents

1.	Sp	pecifications	3			
2.	De	esign	4			
	a)	Black Box	4			
	b)	Inputs/Outputs	4			
(C)	Components	5			
	i.	Adder	5			
	ii.	Complement of 2	9			
	iii.	Multiplier	.10			
	iv.	Divider	.13			
	v.	Comparator	.15			
	vi.	ALU	.17			
	vii	. Seven-Segment Display	23			
	d) St	ate Diagram	.29			
(e) Ca	alculator code	.30			
1	f) Co	onstraints file	36			
3.	Us	ser Manual	41			
4.	Si	mulation Captures	45			
5.	Board Pictures49					
6.	Future Improvements51					
7.	Conclusion51					
8.	References51					

1. Specifications

Calculators are indispensable tools in our daily life, from educational purposes to professional and personal use. For example, they are used by students for solving mathematical problems, by engineers to do quick computations and even by financial professionals for handling numeric data.

The Pocket Calculator Project is designed to provide a simple, yet functional arithmetic tool using VHDL (VHSIC Hardware Description Language). This calculator performs basic operations such as addition, subtraction, multiplication, and division. It leverages FPGA (Field-Programmable Gate Array) technology to perform real-time calculations and display results on the seven-segment display.


The operation flow of the calculator involves several stages: input stage (user inputs the first number, then he selects the desired arithmetic operation, then he inputs the second number), calculation stage (it processes the inputs and performs the operation, then the result is displayed), output stage (the result is displayed on the seven-segment display and the overflow and underflow conditions are indicated on LEDs), reset and back operations (the reset button clears all inputs and resets the calculator, the back button restores the previous state or operation, allowing corrections or adjustments).

Implementing the calculator in VHDL on a FPGA offers speed (due to parallel processing capabilities), customization (the design can be easily modified or expanded to include more complex operations or additional features) and reliability.

The pocket calculator demonstrates the practical application of VHDL in creating a functional tool. This calculator serves as an educational tool, a professional aid, and for personal use, illustrating the utility of digital design in our daily lives.

2. Design

a) Black Box



b) Inputs/Outputs


The clock signal provides the timing reference for all synchronous operations within the calculator and is of type STD_LOGIC. Then, the reset signal resets the calculator to its initial state and clears all the registers and outputs. The next button is used for going through the states of the machine, it advances the input sequence and triggers arithmetic operations. To go to the previous state or operation, allowing the user to correct inputs or review previous results, we have the back button. The input has 12 bits: the first 8 bits store the number, the 9th bit is the sign (o for positive and 1 for negative) and the other 2 bits are used as selection for the arithmetic operations (00 for addition, 01 for subtraction, 10 for multiplication, 11 for division).


The result output displays the result of the arithmetic operation. The op LEDs indicate the current operation selected. The anodes and cathodes control the seven-segment display. The done signal indicates the completion of an arithmetic operation. The overflow and underflow detect if the conditions occur during the arithmetic operations.

c) Components

i. Adder

The 1-bit adder is the fundamental building block for the larger adder components. It is designed to add two single-bit binary numbers, along with an input carry bit, and produce a sum and a carry-out.






The truth table is as follows.

Full-Adder Truth Table									
A	В	Cin	s	Cout					
0	0	0	0	0					
0	0	1	1	0					
0	1	0	1	0					
0	1	1	0	1					
1	0	0	1	0					
1	0	1	0	1					
1	1	0	0	1					
1	1	1	1	1					

From the truth table we deduce the Karnaugh map.



The 1 bit full adder takes 3 inputs: n1,n2 and cin. Then, it calculates the sum and the carry out.


```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
entity Adder1Bit is
  Port ( n1 : in STD_LOGIC;
     n2 : in STD_LOGIC;
     cin : in STD_LOGIC;
     cout : out STD_LOGIC;
     s : out STD_LOGIC);
end Adder1Bit;
architecture Behavioral of Adder1Bit is
begin
  process(n1,n2,cin)
  begin
    s<=(n1 xor n2) xor cin; -- Sum Bit
    cout<=(n1 and n2) or (cin and (n1 xor n2)); --Cout Bit
  end process;
end Behavioral;
```

8 Cells

26 I/O Ports

library IEEE;

The 8-bit adder extends the functionality of the 1-bit adder to handle 8-bit binary numbers. It consists of eight 1-bit adders connected in series, where the carry-out of each adder becomes the carry-in of the next.



```
use IEEE.STD_LOGIC_1164.ALL;
entity Adder8Bit is
 Port ( A : in STD_LOGIC_VECTOR (7 downto 0);
     B: in STD_LOGIC_VECTOR (7 downto 0);
     Cin: in STD_LOGIC;
     Cout: out STD LOGIC;
     sum : out STD_LOGIC_VECTOR (7 downto o));
   -- enable: in STD LOGIC);
end Adder8Bit;
architecture Behavioral of Adder8Bit is
component Adder1Bit is
 Port ( n1 : in STD_LOGIC;
     n2: in STD_LOGIC;
     cin : in STD_LOGIC;
     cout : out STD_LOGIC;
     s: out STD LOGIC);
end component;
signal carry: STD_LOGIC_VECTOR (7 downto o):= (others=>'o');
```

```
signal internal_sum : STD_LOGIC_VECTOR (7 downto o):=
(others=>'o');
signal internal cout: STD LOGIC;
begin
-- Cascading 1Bit Full adders
BITo: Adder1Bit Port map(n1 => A(o), n2 => B(o), cin => Cin, s =>
internal_sum(o), cout => carry(o)); -- least significant bit
BIT1: Adder1Bit Port map(n1 => A(1), n2 => B(1), cin => carry(o), s =>
internal sum(1), cout => carry(1));
BIT2: Adder1Bit Port map(n1 \Rightarrow A(2), n2 \Rightarrow B(2), cin \Rightarrow carry(1), s \Rightarrow
internal sum(2), cout => carry(2));
BIT3: Adder1Bit Port map(n1 \Rightarrow A(3), n2 \Rightarrow B(3), cin \Rightarrow carry(2), s \Rightarrow
internal\_sum(3), cout => carry(3);
BIT4: Adder1Bit Port map(n1 => A(4), n2 => B(4), cin => carry(3), s =>
internal\_sum(4), cout => carry(4);
BIT5: Adder1Bit Port map(n1 \Rightarrow A(5), n2 \Rightarrow B(5), cin \Rightarrow carry(4), s \Rightarrow
internal\_sum(5), cout => carry(5);
BIT6: Adder1Bit Port map(n1 \Rightarrow A(6), n2 \Rightarrow B(6), cin \Rightarrow carry(5), s \Rightarrow
internal\_sum(6), cout => carry(6);
BIT7: Adder1Bit Port map(n1 => A(7), n2 => B(7), cin => carry(6), s =>
internal_sum(7), cout => internal_cout); -- most significat bit
sum <= internal sum;</pre>
Cout \le carry(7);
end Behavioral;
```


ii. Complement of 2

The 2's complement is a mathematical operation used to represent negative binary numbers and perform binary subtraction. We use it for the subtraction in order to use the same adder as before.

To find the 2's complement of a binary number, we need to invert all the bits and add 1 to the least significant bit of the result.

To subtract B from A, we compute the 2's complement of B and add it to A.

1's Complement	+1 (2's Complement)
1111111	10000000
1111110	1111111
1111101	1111110
0000000	0000001
	1111111 1111110 1111101



```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity Complement2 is
   Port ( number : in STD_LOGIC_VECTOR (7 downto 0);
        complement_out : out STD_LOGIC_VECTOR (7 downto 0));
end Complement2;

architecture Behavioral of Complement2 is
   component Adder8Bit is
   Port ( A : in STD_LOGIC_VECTOR (7 downto 0);
        B : in STD_LOGIC_VECTOR (7 downto 0);
        Cin : in STD_LOGIC;
```


```
Cout : out STD_LOGIC;
                                                    Sum: out STD_LOGIC_VECTOR (7 downto o));
             end component;
             signal oneComplement: STD_LOGIC_VECTOR (7 downto 0);
             signal carry_out : STD_LOGIC;
             signal one: STD_LOGIC_VECTOR (7 downto 0) := "00000001"; -- to
add 1 to the number
             signal adder_sum : STD_LOGIC_VECTOR (7 downto 0);
begin
               -- Adder8Bit instantiation
             Adder: Adder8Bit Port map (A \Rightarrow oneComplement, B \Rightarrow one, Cin \Rightarrow adder8Bit Port map (A \Rightarrow oneComplement, B \Rightarrow one, Cin \Rightarrow adder8Bit Port map (A \Rightarrow oneComplement, B \Rightarrow one, Cin \Rightarrow on
 'o', Cout => carry_out, Sum => adder_sum);
                -- 1's complement
             oneComplement <= not number; -- negate all the bits from the input
                -- Output assignment
             complement out <= adder sum;
end Behavioral;
```

iii. Multiplier

The multiplier component is responsible for performing the multiplication of two 8-bit binary numbers, producing a 16-bit binary product. This component is designed to handle multiplication using a combination of shifting and addition operations.

The multiplier component performs binary multiplication by iteratively adding shifted versions of the first number based on the bits of the second number. This process, combined with full adder logic for handling binary addition and carry propagation, produces the correct 16-bit product.

The schematic is build by 8 cascaded elements that look like this.



```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
entity Multiplicator is
  Port (n1: in STD_LOGIC_VECTOR (7 downto 0);
     n2 : in STD_LOGIC_VECTOR (7 downto 0);
     product : out STD_LOGIC_VECTOR (15 downto o));
     -- enable : in STD_LOGIC); -- Enable signal
end Multiplicator;
architecture Behavioral of Multiplicator is
begin
process(n1, n2)
  -- we use variables, so the changes happen instantly, instead of
signals
  variable P: STD_LOGIC_VECTOR (15 downto o) := (others => 'o'); --
product
  variable N1Extended: STD_LOGIC_VECTOR (15 downto o) := (others
=> 'o'); -- extended n1 to 16 bits
  variable N2Reg: STD_LOGIC_VECTOR (7 downto 0); -- Register for
the second number
  variable carry : STD_LOGIC_VECTOR (15 downto o) := (others => 'o');
-- carry signals for addition
  variable N1Shifted: STD LOGIC VECTOR (15 downto o) := (others =>
'o'); -- signal for shifted n1
  variable temp_sum : STD_LOGIC;
  variable temp_carry : STD_LOGIC;
begin
--if enable='1' then
  -- Extend the first number to 16 bits
 N1Extended(7 downto o) := n1;
 N1Extended(15 downto 8) := (others => 'o');
```


```
N2Reg := n2;
  -- Initialize product to o and set the initial shifted N1
  P := (others => 'o');
  N1Shifted := N1Extended;
  -- Iterate over each bit of the second number
 for i in o to 7 loop
    if N2Reg(i) = '1' then
      -- Add shifted N1Shifted to the product
      carry(o) := 'o';
      for j in o to 15 loop
         --we can't instantiate the full adder in a process, so I rewrote
the equations
        temp\_sum := N1Shifted(j) xor P(j) xor carry(j);
        temp\_carry := (N1Shifted(j) \ and \ P(j)) \ or \ (carry(j) \ and \ P(j))
(N1Shifted(j) xor P(j)));
        P(j) := temp\_sum;
        if j < 15 then
          carry(j+1) := temp\_carry;
        end if;
      end loop;
    end if;
    -- Shift N1Extended left by 1 bit for the next iteration
    N1Shifted(15 downto 1) := N1Shifted(14 downto 0);
    N1Shifted(o) := 'o'; -- Fill Least Significant Bit with o
  end loop;
```

```
product <= P; -- Assign final product
--end if;
end process;
end Behavioral;</pre>
```

iv. Divider

The divider component in the Pocket Calculator performs the division of two 8-bit unsigned binary numbers, producing an 8-bit quotient and an 8-bit remainder.

The Subtract-and-Shift Algorithm repeatedly subtracts the divisor from a portion of the dividend and shifts the result. It works similarly to how you might manually divide numbers using long division.



```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.NUMERIC_STD.ALL;

-- Entity definition for an 8-bit divider
entity SimpleDivider8Bit is

Port (
    dividend : in STD_LOGIC_VECTOR(7 downto 0); -- 8-bit dividend
input
    divisor : in STD_LOGIC_VECTOR(7 downto 0); -- 8-bit divisor input
    quotient : out STD_LOGIC_VECTOR(7 downto 0); -- 8-bit quotient
output

remainder: out STD_LOGIC_VECTOR(7 downto 0) -- 8-bit remainder
output
);
end SimpleDivider8Bit;
```


```
architecture Behavioral of SimpleDivider8Bit is
begin
  -- Process to perform the division
 process(dividend, divisor)
    -- Temporary variables for calculations
    variable temp_dividend : UNSIGNED(15 downto o); -- 16-bit
temporary dividend
    variable temp_divisor: UNSIGNED(7 downto 0); -- 8-bit temporary
divisor
    variable temp_quotient : UNSIGNED(7 downto 0) := (others => '0'); -
- 8-bit temporary quotient, initialized to o
    variable temp_remainder: UNSIGNED(7 downto 0);
                                                             -- 8-bit
temporary remainder
  begin
    -- Extend the 8-bit dividend to 16 bits by appending 8 zeros
    temp_dividend := UNSIGNED(dividend) & "00000000";
    -- Convert divisor to unsigned type
    temp_divisor := UNSIGNED(divisor);
    -- Initialize quotient and remainder to o
    temp_quotient := (others => 'o');
    temp_remainder := (others => 'o');
    -- Loop to perform the subtract-and-shift division algorithm
   for i in 7 downto o loop
      -- Shift left the remainder and bring down the next bit of the
dividend
      temp remainder
                              temp remainder(6
                                                    downto
                         :=
                                                              0)
                                                                   &
temp_dividend(15);
      -- Shift left the dividend
      temp_dividend := temp_dividend(14 downto o) & 'o';
```

-- Check if the current remainder is greater than or equal to the divisor

v. Comparator

The comparator is responsible for determining the numbers' relative magnitudes. It outputs signals indicating whether the first number is greater than, equal to, or less than the second number.

In subtraction, the sign of the result depends on the sign of the biggest number.




```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
entity Comparator8Bit is
  Port (A: in STD_LOGIC_VECTOR (7 downto o);
     B: in STD_LOGIC_VECTOR (7 downto o);
     A_greater_B : out STD_LOGIC;
     A_equal_B : out STD_LOGIC;
     A_less_B : out STD_LOGIC);
end Comparator8Bit;
architecture Behavioral of Comparator8Bit is
begin
 process(A, B)
  begin
   if A > B then
     A_greater_B <= '1';
     A_equal_B <= 'o';
     A_less_B \le 'o';
   elsif A = B then
     A\_greater\_B \le 'o';
     A_equal_B \ll 1';
     A less B \leq o';
   else
     A_greater_B <= '0';
     A_equal_B <= '0';
     A_less_B <= '1';
   end if;
 end process;
end Behavioral;
```

vi. ALU

The Arithmetic Logic Unit performs all the arithmetic operations, while also handling the sign of the result.

Operation	ALU_Sel	A_sign	B_sign	Result_sign	Description
Addition	"00"	0	0	0	Regular addition
	"00"	1	1	1	Regular addition with negative sign
	"00"	0	1	0	Subtract B from A
	"00"	1	0	1	Subtract A from B
Subtraction	"01"	0	0	0	Regular subtraction
	"01"	1	1	1	Regular subtraction with negative sign
Multiplication	"10"	0	0	0	Regular multiplication
	"10"	1	1	0	Multiplication with positive result
	"10"	0	1	1	Multiplication with negative result
	"10"	1	0	1	Multiplication with negative result
Division	"11"	0	0	0	Regular division
	"11"	1	1	0	Division with positive result
	"11"	0	1	1	Division with negative result
	"11"	1	0	1	Division with negative result



```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.NUMERIC_STD.ALL;
entity ALU is
 Port (
   A: in STD_LOGIC_VECTOR (8 downto o); -- 9 bits including sign
   B: in STD_LOGIC_VECTOR (8 downto o); -- 9 bits including sign
   ALU Sel: in STD LOGIC VECTOR (1 downto 0); -- 2-bit control
signal for selecting operation
   clk: in STD LOGIC;
   result : out STD_LOGIC_VECTOR (15 downto o); -- 16-bit result
including sign for multiplication
   done: out STD_LOGIC; -- operation complete signal
   overflow: out STD LOGIC; -- Overflow signal
   underflow: out STD_LOGIC -- Underflow signal
 );
end ALU;
architecture Behavioral of ALU is
 signal A unsigned, B unsigned: STD LOGIC VECTOR (7 downto 0);
 signal A_sign, B_sign : STD_LOGIC;
 signal result sign: STD LOGIC;
 signal quotient, remainder: STD LOGIC VECTOR (7 downto 0);
 signal quotient unsigned, remainder unsigned: unsigned(7 downto
0);
 signal complement result: STD LOGIC VECTOR (7 downto 0);
 signal adder result: STD LOGIC VECTOR (7 downto 0);
 signal adder carry out : STD LOGIC;
 signal mult_result : STD_LOGIC_VECTOR (15 downto 0);
 signal div_done : STD_LOGIC;
 signal A_greater_B, A_equal_B, A_less_B : STD_LOGIC;
 signal internal_result : STD_LOGIC_VECTOR (15 downto 0);
  -- Components for different operations
 component Adder8Bit is
   Port ( A : in STD_LOGIC_VECTOR (7 downto 0);
       B: in STD_LOGIC_VECTOR (7 downto 0);
       Cin: in STD_LOGIC;
       Cout: out STD LOGIC:
       sum : out STD_LOGIC_VECTOR (7 downto o));
 end component;
 component Complement2 is
   Port (number: in STD_LOGIC_VECTOR (7 downto o);
       complement_out : out STD_LOGIC_VECTOR (7 downto o));
 end component;
```

```
component Multiplicator is
   Port (n1: in STD_LOGIC_VECTOR (7 downto o);
       n2: in STD_LOGIC_VECTOR (7 downto 0);
       product : out STD_LOGIC_VECTOR (15 downto o));
  end component;
  component Divider8Bit is
   Port (
      clk: in std_logic;
      start : in std_logic;
      dividend : in unsigned(7 downto 0);
      divisor : in unsigned(7 downto 0);
      quotient : out unsigned(7 downto 0);
      remainder: out unsigned(7 downto 0);
      done : out std_logic
   );
  end component;
  component Comparator8Bit is
    Port ( A : in STD_LOGIC_VECTOR (7 downto 0);
       B: in STD LOGIC VECTOR (7 downto 0);
       A_greater_B : out STD_LOGIC;
       A_equal_B : out STD_LOGIC;
       A less B: out STD LOGIC);
  end component;
begin
  -- Extract sign and unsigned parts
 A_unsigned <= A(7 downto o);
  B_{unsigned} \leftarrow B(7 downto o);
  A_sign <= A(8);
  B_{sign} <= B(8);
  -- Instantiate components with intermediate signals
  Addition: Adder8Bit Port map (
   A => A_unsigned,
   B \Rightarrow B unsigned,
   Cin => 'o',
    Cout => adder_carry_out,
   sum => adder_result
  );
  Complement: Complement2 Port map (
   number => B\_unsigned,
    complement_out => complement_result
  );
```

```
Multiplication: Multiplicator Port map (
    n1 => A_unsigned,
    n2 \Rightarrow B_unsigned,
    product => mult_result
  );
  Division: Divider8Bit Port map (
    clk => clk,
    start => '1', -- Ensure proper management of start signal
    dividend => unsigned(A_unsigned),
    divisor => unsigned(B_unsigned),
    quotient => quotient_unsigned,
    remainder => remainder unsigned,
    done => div_done
  );
  Comparison: Comparator8Bit Port map (
    A => A_unsigned,
    B \Rightarrow B unsigned,
    A\_greater\_B \Rightarrow A\_greater\_B,
    A_equal_B => A_equal_B,
    A less B \Rightarrow A less B
  );
  process (clk)
  begin
    if rising_edge(clk) then
       -- Reset done signal
      done <= '0';
      overflow <= 'o':
      underflow <= 'o';
      case ALU_Sel is
        when "00" =>
           -- Addition
           if(A\_sign\ xor\ B\_sign) = '1'\ then
             -- Signs are different, so it's effectively a subtraction
             if A_sign = '1' then
               -- A is negative, B is positive
               result sign \le A sign;
               internal_result <= std_logic_vector(resize(signed('o' &</pre>
adder_result) - signed('o' & complement_result), 16));
             else
                -- A is positive, B is negative
               result_sign <= A_sign;</pre>
```


```
internal_result <= std_logic_vector(resize(signed('o' &</pre>
adder_result) - signed('o' & complement_result), 16));
             end if:
          else
             -- Both have the same sign, it's a regular addition
             result sign <= A sign;
             internal result <= std logic vector(resize(signed('o' &
adder_result), 16));
          end if;
           -- Check for overflow
          if internal_result(15) /= result_sign then
             overflow <= '1';
          end if;
          done <= '1';
        when "01" =>
          -- Subtraction
          if A\_unsigned >= B\_unsigned then
             result\_sign <= A\_sign;
             internal_result <= std_logic_vector(resize(signed('o' &</pre>
A_unsigned) - signed('o' & B_unsigned), 16));
          else
             result_sign <= B_sign;
            internal_result <= std_logic_vector(resize(signed('o' &</pre>
B_{unsigned} - signed('o' & A_{unsigned}), 16));
          end if;
          -- Check for underflow
          if internal_result(15) /= result_sign then
             underflow <= '1';
          end if:
          done <= '1';
        when "10" =>
           -- Multiplication
          result_sign <= A_sign xor B_sign; -- Result sign is
determined by the XOR of input signs
          internal_result <= mult_result;</pre>
           -- Check for overflow
          if internal result(15) /= result sign then
             overflow <= '1';
          end if;
          done <= '1';
        when "11" =>
           -- Division
          result_sign <= A_sign xor B_sign; -- Result sign is
determined by the XOR of input signs
```

```
if div_done = '1' then
             internal_result
                                                                        <=
std_logic_vector(resize(quotient_unsigned, 16));
             -- Check for underflow
             if internal_result(15) /= result_sign then
               underflow <= '1';</pre>
             end if;
             done <= '1';
           end if;
         when others =>
           internal_result <= (others => 'o');
           done <= '0';
      end case;
    end if;
  end process;
  -- Convert the quotient and remainder back to std_logic_vector
for output
  quotient <= std_logic_vector(quotient_unsigned);</pre>
  remainder <= std_logic_vector(remainder_unsigned);</pre>
  result <= internal_result;</pre>
end Behavioral;
```

vii. Seven-Segment Display

The Seven-Segment Display is responsible for displaying numerical and operational outputs. The architecture of the SSD defines the processes for controlling the display, refreshing the digits and converting binary values to BCD for display.

A seven-segment display consists of 7 LEDs (labeled A to G) arranged in a rectangular to form the number 8. An additional LD (labeled DP) is used for decimal point. The segments are controlled by the cathode's signals, and the digit to be displayed is selected by the anode signals.



The clock_100Mhz is necessary for a smooth display refreshing, to avoid flickering and to create an illusion of a steady display. High-frequency clocks allow precise control over timing intervals, which is critical for generating accurate delays and refresh periods.

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.NUMERIC_STD.ALL;

entity seven_segment_display is
   Port (
        clock_100Mhz: in STD_LOGIC; -- 100Mhz clock on Basys 3 FPGA board
        reset: in STD_LOGIC; -- reset
```

```
Anode_Activate: out STD_LOGIC_VECTOR (3 downto 0); -- 4 Anode
signals
    Cathode_out : out STD_LOGIC_VECTOR (6 downto o); -- Cathode
patterns of 7-segment displau
    Display_Value: in STD_LOGIC_VECTOR (15 downto o); -- Value to
display (including sign)
    Display_Type: in STD_LOGIC -- Type of display: 0 for number, 1
for operation
  );
end seven segment display;
architecture Behavioral of seven segment display is
  signal one_second_counter: unsigned (27 downto 0) := (others => 'o');
  signal one_second_enable : std_logic := 'o';
  signal displayed_number : STD_LOGIC_VECTOR (15 downto o) :=
(others => 'o');
  signal LED_BCD: STD_LOGIC_VECTOR (3 downto o);
  signal refresh_counter: unsigned (19 downto 0) := (others => 'o');
  signal LED activating counter: std logic vector(1 downto 0);
  -- Signals for BCD conversion
  signal thousands, hundreds, tens, unit: STD_LOGIC_VECTOR (3 downto
0):
  signal sign: STD LOGIC; -- Signal to store the sign of the number
begin
-- BCD to 7-segment decoder
process(LED_BCD, Display_Type, Display_Value)
begin
  if Display_Type = '1' then
    case Display Value(2 downto 0) is
      when "000" => Cathode_out <= "0000001"; -- "0"
      when "001" => Cathode out <= "1001111"; -- "1"
```


```
when "010" => Cathode_out <= "0010010"; -- "2"
      when "011" => Cathode out <= "0000110"; -- "3"
      when "100" => Cathode_out <= "1001100"; -- "4"
      when "101" => Cathode_out <= "0100100"; -- "5"
      when "110" => Cathode_out <= "0100000"; -- "6"
      when "111" => Cathode out <= "0001111"; -- "7"
      when others => Cathode_out <= "1111111"; -- off
    end case;
  else
    case LED_BCD is
      when "0000" => Cathode_out <= "0000001"; -- "0"
      when "0001" => Cathode out <= "1001111"; -- "1"
      when "0010" => Cathode_out <= "0010010"; -- "2"
      when "0011" => Cathode_out <= "0000110"; -- "3"
      when "0100" => Cathode_out <= "1001100"; -- "4"
      when "0101" => Cathode_out <= "0100100"; -- "5"
      when "0110" => Cathode_out <= "0100000"; -- "6"
      when "0111" => Cathode_out <= "0001111"; -- "7"
      when "1000" => Cathode out <= "0000000"; -- "8"
      when "1001" => Cathode_out <= "0000100"; -- "9"
      when others => Cathode_out <= "1111111"; -- off
    end case;
  end if;
end process;
-- Generate refresh period of 10.5ms
process(clock_100Mhz, reset)
begin
  if reset = '1' then
```

```
refresh_counter <= (others => 'o');
  elsif rising edge(clock 100Mhz) then
    refresh_counter <= refresh_counter + 1;</pre>
  end if;
end process;
LED_activating_counter <= std_logic_vector(refresh_counter(19 downto
18));
-- 4-to-1 MUX to generate anode activating signals for 4 LEDs
process(LED_activating_counter, thousands, hundreds, tens, unit, sign)
begin
  case LED_activating_counter is
    when "00" =>
      Anode_Activate <= "0111";
      if sign = '1' then
        LED_BCD <= "1010"; -- Display "-" for negative numbers
      else
        LED_BCD <= thousands;</pre>
      end if;
    when "01" =>
      Anode_Activate <= "1011";</pre>
      LED_BCD <= hundreds;</pre>
    when "10" =>
      Anode_Activate <= "1101";
      LED_BCD <= tens;</pre>
    when "11" =>
      Anode_Activate <= "1110";
      LED_BCD <= unit;</pre>
    when others =>
```

```
Anode_Activate <= "1111"; -- Turn off all segments</pre>
  end case;
end process;
-- Counting the number to be displayed on 4-digit 7-segment Display
process(clock_100Mhz, reset)
begin
  if reset = '1' then
    one_second_counter <= (others => 'o');
  elsif rising_edge(clock_100Mhz) then
    if one_second_counter >= x"5F5EoFF" then
      one_second_counter <= (others => 'o');
    else
      one_second_counter <= one_second_counter + 1;</pre>
    end if;
  end if;
end process;
one second enable \leq 1' when one second counter = x"5F5E0FF" else '0';
-- Binary to BCD conversion process
process(Display_Value, Display_Type)
  variable value: integer;
  variable bcd_thousands, bcd_hundreds, bcd_tens, bcd_units : integer;
  variable temp_value : integer;
begin
  if Display_Type = 'o' then
    -- Handle the sign
    if Display_Value(15) = '1' then
      value := to_integer(signed(Display_Value(14 downto o)));
      sign <= '1'; -- Negative number</pre>
```

```
else
      value := to_integer(unsigned(Display_Value(14 downto 0)));
      sign <= 'o'; -- Positive number</pre>
    end if;
    -- Extract BCD digits
    bcd_thousands := value / 1000;
    temp_value := value mod 1000;
    bcd_hundreds := temp_value / 100;
    temp_value := temp_value mod 100;
    bcd_tens := temp_value / 10;
    bcd_units := temp_value mod 10;
    -- Assign to signals
    thousands <= std_logic_vector(to_unsigned(bcd_thousands, 4));</pre>
    hundreds <= std_logic_vector(to_unsigned(bcd_hundreds, 4));</pre>
    tens <= std_logic_vector(to_unsigned(bcd_tens, 4));</pre>
    unit <= std_logic_vector(to_unsigned(bcd_units, 4));</pre>
  else
    thousands <= "0000";
    hundreds <= "0000";
    tens <= "0000";
    unit <= Display_Value(3 downto o);</pre>
    sign <= '0';
  end if;
end process;
end Behavioral;
```


d) State Diagram



When the reset button is pressed, it goes from any state to the initial one. When the next button is pressed, it goes from INIT to Input_A, from Input_A to Input_OP, from Input_OP to Input_B, from Input_B to Perform_OP, from Perform_OP to Display_Rez, from Display_Rez to Done. The back button transitions from any state to the previous one.

e) Calculator code

The calculator entity integrates two primary components: the ALU and the Seven-Segment Display controller. This ensures that the calculator can perform arithmetic operations and display the results in a user-friendly manner.



```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.NUMERIC_STD.ALL;
```

```
entity ALU_System is
Port (
```

```
clock_100Mhz: in STD_LOGIC; -- 100Mhz clock on Basys 3 FPGA board
   reset: in STD_LOGIC; -- reset button
   nextbtn: in STD_LOGIC; -- button to move to the next state
   backbtn: in STD LOGIC; -- button to move to the previous state
   switches: in STD_LOGIC_VECTOR (8 downto 0); -- 8 bits for number, 1 for sign
   op_switches: in STD_LOGIC_VECTOR (1 downto 0); -- 2-bit control signal for selecting
operation
   Anode Activate: out STD LOGIC VECTOR (3 downto o); -- 4 Anode signals
   Cathode_out: out STD_LOGIC_VECTOR (6 downto o); -- Cathode patterns of 7-segment
display
   overflow: out STD_LOGIC; -- Overflow signal
   underflow: out STD_LOGIC; -- Underflow signal
   led: out STD_LOGIC_VECTOR (8 downto o) -- LEDs for switch status
 );
end ALU System;
architecture Behavioral of ALU_System is
 type state type is (wait for first num, wait for operation, wait for second num,
display_result);
 signal current_state, next_state : state_type;
 signal A, B : STD_LOGIC_VECTOR (8 downto o);
 signal result : STD_LOGIC_VECTOR (15 downto 0);
 signal ALU_Sel_internal : STD_LOGIC_VECTOR (1 downto 0);
 signal alu_done, alu_overflow, alu_underflow : STD_LOGIC;
 signal A temp, B temp: STD LOGIC VECTOR (8 downto o);
 signal display_number: STD_LOGIC_VECTOR (15 downto 0);
 component ALU is
```

```
Port (
     A: in STD LOGIC VECTOR (8 downto o); -- 9 bits including sign
     B: in STD_LOGIC_VECTOR (8 downto o); -- 9 bits including sign
     ALU_Sel: in STD_LOGIC_VECTOR (1 downto 0); -- 2-bit control signal for selecting
operation
     result : out STD_LOGIC_VECTOR (15 downto 0); -- 16-bit result including sign for
multiplication
     done: out STD_LOGIC; -- operation complete signal
     overflow: out STD_LOGIC; -- Overflow signal
     underflow: out STD_LOGIC -- Underflow signal
   );
 end component;
 component SevenSegmentDisplay is
   Port (
     clock_100Mhz: in STD_LOGIC; -- 100Mhz clock on Basys 3 FPGA board
     reset: in STD_LOGIC; -- reset
     Anode_Activate: out STD_LOGIC_VECTOR (3 downto 0); -- 4 Anode signals
     Cathode_out: out STD_LOGIC_VECTOR (6 downto o); -- Cathode patterns of 7-segment
display
     Number_Display: in STD_LOGIC_VECTOR (15 downto o) -- Input Number
   );
 end component;
begin
 -- Instantiate ALU
 alu_inst : ALU
   port map (
     A \Rightarrow A_{temp}
     B \Rightarrow B \ temp,
```

```
ALU_Sel => ALU_Sel_internal,
    result => result,
    done => alu_done,
    overflow => alu_overflow,
   underflow => alu_underflow
 );
-- Instantiate Seven Segment Display
ssd_inst : SevenSegmentDisplay
 port map (
    clock_100Mhz => clock_100Mhz,
    reset => reset,
   Anode_Activate => Anode_Activate,
    Cathode_out => Cathode_out,
   Number_Display => display_number
 );
process (clock_100Mhz, reset)
begin
 if reset = '1' then
   led <= (others => 'o');
 elsif rising_edge(clock_100Mhz) then
   led <= switches; -- Map the switches directly to the LEDs</pre>
 end if;
end process;
-- State transition and signal assignment
process (clock_100Mhz, reset)
begin
 if reset = '1' then
```

```
current_state <= wait_for_first_num;</pre>
          next state <= wait for first num;</pre>
          A <= (others => 'o');
          B \leq (others => 'o');
          A\_temp \le (others => 'o');
          B_{temp} \leftarrow (others => 'o');
          ALU_Sel_internal <= (others => 'o');
          display_number <= (others => 'o');
    elsif rising_edge(clock_100Mhz) then
      current_state <= next_state;</pre>
       -- State-specific assignments
      case current state is
        when wait_for_first_num =>
          display number <= std logic vector(resize(signed(('o' & switches(7 downto o))),
16));
          display_number(15) <= switches(8); -- Assign sign bit to 16th bit
          if nextbtn = '1' then
            A_temp <= switches;
            A \le switches;
            next_state <= wait_for_operation;</pre>
          end if;
        when wait_for_operation =>
          display_number <= std_logic_vector(resize(signed(('o' & switches(7 downto o))),
16));
          display_number(15) <= switches(8); -- Assign sign bit to 16th bit
          if nextbtn = '1' then
            ALU_Sel_internal <= op_switches;
```

```
next_state <= wait_for_second_num;</pre>
           elsif backbtn = '1' then
             next_state <= wait_for_first_num;</pre>
           end if;
        when wait_for_second_num =>
           display_number <= std_logic_vector(resize(signed(('o' & switches(7 downto o))),
16));
           display_number(15) <= switches(8); -- Assign sign bit to 16th bit
           if nextbtn = '1' then
             B_temp <= switches;
             B \le switches;
             next_state <= display_result;</pre>
           elsif backbtn = '1' then
             next_state <= wait_for_operation;</pre>
           end if;
        when display_result =>
           display_number <= result;</pre>
           if alu_done = '1' then
             if nextbtn = '1' then
               A <= result(8 downto o); -- Store result as the first number for the next
operation
               next_state <= wait_for_operation;</pre>
             elsif backbtn = '1' then
               next_state <= wait_for_second_num;</pre>
             end if;
           end if;
```

```
when others =>
    next_state <= wait_for_first_num;
end case;
end if;
end process;

-- Output overflow and underflow signals
overflow <= alu_overflow;
underflow <= alu_underflow;</pre>
```

f) Constraints file

end Behavioral;

Below is the constraints file that maps the GPGA pins to the appropriate ports of the Calculator entity. This file ensures that the signals are correctly routed to the physical pins on the FPGA board.

```
## Clock signal

set_property PACKAGE_PIN W5 [get_ports clock_100Mhz]

set_property IOSTANDARD LVCMOS33 [get_ports clock_100Mhz]

## Reset button

set_property PACKAGE_PIN U18 [get_ports reset]

set_property IOSTANDARD LVCMOS33 [get_ports reset]

## Next button

set_property PACKAGE_PIN T17 [get_ports nextbtn]

set_property IOSTANDARD LVCMOS33 [get_ports nextbtn]

## Previous button

set_property PACKAGE_PIN W19 [get_ports backbtn]
```

set_property IOSTANDARD LVCMOS33 [get_ports backbtn]

```
## Switches (8 bits for number + 1 bit for sign)
set property PACKAGE PIN V17 [get ports {switches[o]}]
set_property IOSTANDARD LVCMOS33 [get_ports {switches[o]}]
set_property PACKAGE_PIN V16 [get_ports {switches[1]}]
set_property IOSTANDARD LVCMOS33 [get_ports {switches[1]}]
set_property PACKAGE_PIN W16 [get_ports {switches[2]}]
set_property IOSTANDARD LVCMOS33 [get_ports {switches[2]}]
set_property PACKAGE_PIN W17 [get_ports {switches[3]}]
set_property IOSTANDARD LVCMOS33 [get_ports {switches[3]}]
set_property PACKAGE_PIN W15 [get_ports {switches[4]}]
set_property IOSTANDARD LVCMOS33 [get_ports {switches[4]}]
set_property PACKAGE_PIN V15 [get_ports {switches[5]}]
set_property IOSTANDARD LVCMOS33 [get_ports {switches[5]}]
set_property PACKAGE_PIN W14 [get_ports {switches[6]}]
set_property IOSTANDARD LVCMOS33 [get_ports {switches[6]}]
set_property PACKAGE_PIN W13 [get_ports {switches[7]}]
set_property IOSTANDARD LVCMOS33 [get_ports {switches[7]}]
## Sign bit
set property PACKAGE PIN V2 [get ports {switches[8]}]
set_property IOSTANDARD LVCMOS33 [get_ports {switches[8]}]
```

```
## Operation switches (2 bits)
set_property PACKAGE_PIN R3 [get_ports {op_switches[o]}]
set_property IOSTANDARD LVCMOS33 [get_ports {op_switches[o]}]
set_property PACKAGE_PIN W2 [get_ports {op_switches[1]}]
set_property IOSTANDARD LVCMOS33 [get_ports {op_switches[1]}]
## LEDs for switch status
set_property PACKAGE_PIN U16 [get_ports {led[o]}]
set_property IOSTANDARD LVCMOS33 [get_ports {led[o]}]
set_property PACKAGE_PIN E19 [get_ports {led[1]}]
set_property IOSTANDARD LVCMOS33 [get_ports {led[1]}]
set_property PACKAGE_PIN U19 [get_ports {led[2]}]
set_property IOSTANDARD LVCMOS33 [get_ports {led[2]}]
set_property PACKAGE_PIN V19 [get_ports {led[3]}]
set_property IOSTANDARD LVCMOS33 [get_ports {led[3]}]
set_property PACKAGE_PIN W18 [get_ports {led[4]}]
set_property IOSTANDARD LVCMOS33 [get_ports {led[4]}]
set_property PACKAGE_PIN U15 [get_ports {led[5]}]
set_property IOSTANDARD LVCMOS33 [get_ports {led[5]}]
set_property PACKAGE_PIN U14 [get_ports {led[6]}]
```

set property IOSTANDARD LVCMOS33 [get_ports {led[6]}]

```
set_property PACKAGE_PIN V14 [get_ports {led[7]}]
set_property IOSTANDARD LVCMOS33 [get_ports {led[7]}]
```

Sign bit LED

```
set_property PACKAGE_PIN V13 [get_ports {led[8]}]
set_property IOSTANDARD LVCMOS33 [get_ports {led[8]}]
```

Overflow LED

set_property PACKAGE_PIN U3 [get_ports overflow]
set_property IOSTANDARD LVCMOS33 [get_ports overflow]

Underflow LED

set_property PACKAGE_PIN P3 [get_ports underflow]
set_property IOSTANDARD LVCMOS33 [get_ports underflow]

Seven-segment LED display

```
set_property PACKAGE_PIN W7 [get_ports {Cathode_out[6]}]
set_property IOSTANDARD LVCMOS33 [get_ports {Cathode_out[6]}]
set_property PACKAGE_PIN W6 [get_ports {Cathode_out[5]}]
set_property IOSTANDARD LVCMOS33 [get_ports {Cathode_out[5]}]
set_property PACKAGE_PIN U8 [get_ports {Cathode_out[4]}]
set_property IOSTANDARD LVCMOS33 [get_ports {Cathode_out[4]}]
set_property PACKAGE_PIN V8 [get_ports {Cathode_out[3]}]
set_property IOSTANDARD LVCMOS33 [get_ports {Cathode_out[3]}]
set_property PACKAGE_PIN U5 [get_ports {Cathode_out[2]}]
set_property IOSTANDARD LVCMOS33 [get_ports {Cathode_out[2]}]
set_property PACKAGE_PIN V5 [get_ports {Cathode_out[1]}]
set_property IOSTANDARD LVCMOS33 [get_ports {Cathode_out[1]}]
set_property IOSTANDARD LVCMOS33 [get_ports {Cathode_out[1]}]
set_property PACKAGE_PIN U7 [get_ports {Cathode_out[0]}]
set_property IOSTANDARD LVCMOS33 [get_ports {Cathode_out[0]}]
```

```
set_property PACKAGE_PIN V7 [get_ports dp]
set_property IOSTANDARD LVCMOS33 [get_ports dp]
set_property PACKAGE_PIN U2 [get_ports {Anode_Activate[o]}]
set_property IOSTANDARD LVCMOS33 [get_ports {Anode_Activate[o]}]
set_property PACKAGE_PIN U4 [get_ports {Anode_Activate[1]}]
set_property IOSTANDARD LVCMOS33 [get_ports {Anode_Activate[1]}]
set_property PACKAGE_PIN V4 [get_ports {Anode_Activate[2]}]
set_property IOSTANDARD LVCMOS33 [get_ports {Anode_Activate[2]}]
set_property PACKAGE_PIN W4 [get_ports {Anode_Activate[3]}]
set_property IOSTANDARD LVCMOS33 [get_ports {Anode_Activate[3]}]
```

Configuration Settings


```
set_property CFGBVS VCCO [current_design]
set_property CONFIG_VOLTAGE 3.3 [current_design]
```

Done signal

```
set_property PACKAGE_PIN T17 [get_ports done]
set_property IOSTANDARD LVCMOS33 [get_ports done]
```


3. User Manual


The Basys 3 board is an FPGA development board designed by Digilent, which is equipped with a Xilinx Artix-7 FPGA. This board is widely used in educational environments and by hobbyists for learning and implementing digital logic designs.





The calculator uses various features of the board to perform operations and display the result.


The steps of programming the board are the following: Synthesis, Implementation, Bitstream, Hardware Manager, Open Target and Program Device.














4. Simulation Captures

To better see how the ALU works, we take the numbers 2 and 6 and do all the possible combinations of operations and of signs


First, 6+2 = 8

Name	Value	Data Type
⊕ Ճ A[8:0]	006	Array
⊕ 3 B[8:0]	002	Array
	0	Array
⊕ 📆 result[15:0]	8000	Array
🚵 done	1	Logic
···· 🚵 overflow	0	Logic
🚵 underflow	0	Logic

Then, 6-2 = 4

Name	Value	Data Type
⊕ Ճ A[8:0]	006	Array
⊕ 🛣 B[8:0]	002	Array
並 🔐 ALU_Sel[1:0]	1	Array
🖭 📸 result[15:0]	0004	Array
···· 📸 done	1	Logic
···· 🚵 overflow	0	Logic
····· 📸 underflow	0	Logic

Now, 6/2 = 3




Now, 6*2 = 12 = c


Mozacu Ștefania-Cristina


Group 30414


Name	Value	Data Type
⊕ · 3 A[8:0]	006	Array
⊕ 3 B[8:0]	002	Array
☐ ☐ ALU_Sel[1:0]	2	Array
🗄 📸 result[15:0]	000c	Array
🛗 done	1	Logic
···· 🚵 overflow	0	Logic
underflow	0	Logic

Now, if we add the sign - to 6, we redo the operations and see that the addition turns into a subtraction and so on, so the sign is carefully handled.











Also, if they both are negative, the sign is still handled correctly.



5. Board Pictures


So, first we input the number 12 from the switches and press the next button.




Then, we choose from the operation switches the multiplication (which is 10).



Then, we choose the second number which is 2.



When I press next, the result is displayed. So, for 12*2=24.



For more examples of how it works on the board, I have made a drive with more videos and instructions on how to handle the input and how to interact with the project. The link to the drive is the following: $\frac{\text{https://drive.google.com/drive/folders/1zth5YlL4Pb6luQxA79LSMZCuKK3O6Idp?usp=sharing}}{\text{https://drive.google.com/drive/folders/1zth5YlL4Pb6luQxA79LSMZCuKK3O6Idp?usp=sharing}}}.$

6. Future Improvements

While the current implementation of the calculator on the Basys 3 FPGA board provides a functional system for performing basic arithmetic operations with integer numbers, as future improvements I want the project to be able to manipulate floating-point numbers. The user interface consists of switches and LEDs, but I want to integrate a more intuitive user interface, such as keyboard input and LCD screen.

Also, I want to add advanced arithmetic functions such as trigonometric expressions, logarithmic and exponential functions.

7. Conclusion

The Pocket Calculator project on the Basys 3 FPGA development board represents a significant achievement in digital design and FPGA programming. This implementation utilizes the powerful features of the Basys 3 board, including switches, LEDs, buttons, and a seven-segment display, to provide an interactive and educational tool.

As I look to the future, the planned improvements will further enhance the calculator's functionality, ensuring it remains a relevant and valuable tool for a wide range of applications

8. References

- Course Logic Design Year 1, sem 1
- Course Digital System Design, Year 1, sem 2
- Laboratory Digital System Design
- Udemy
- IEEE Standard VHDL Language Reference Manual