#### **Emma Stensland**

#### **EELE 317**

#### **April 22, 2025**

# **BJT Amplifier**

# Purpose

A single stage BJT amplifier was designed, simulated, and built. The goal was to verify compliance with the given specifications.

# **Specifications**

- +/- 12 Volt Power Supply

- Voltage Gain: 20 +/- 10% V/V

- Maximum Output Voltage:  $\geq$  1  $V_{pp}$ 

- Frequency Range: 1 kHz - 500 kHz

- Load Resistance:  $10 \text{ k}\Omega$ 

- Input Resistance:  $20 \text{ k}\Omega$ 

- Maximum Power Dissipation: 20 mW

- Specifications Met Over: 0-70°C

#### **Circuit Performance Specifications**

	Output Gain (Typical)	Input Impedance (Typical)	Power Dissipation	Frequency Range
Required	18 - 22 V/V	20 kΩ	<= 20 mW	1 kHz - 500 kHz
Simulated	19.4 V/V	23.14 kΩ	9.6 mW	54.8 Hz - 2.9 MHz
Measured	21.6 V/V	26.7 kΩ	2.61 mW	100 Hz - 500 kHz

Table 1: Typical Specifications Comparison

	Typical	Min	Max
$\mathbf{A}_{\mathbf{V}}$	19.4 V/V	17.9 V/V	19.5 V/V
R <sub>i</sub>	$23.14~\mathrm{k}\Omega$	18 kΩ	25.98 kΩ
Po	9.6 mW		
f <sub>L</sub> -f <sub>H</sub>	54.8 Hz - 2.9 MHz		

Table 2:Simulated Specifications over Temperature

# **Circuit Design**




Figure 1: Circuit Schematic

# **Theory of Operation**

The circuit uses a common emitter configuration with degeneration and a voltage divider at base. DC bias current was set at 1 mA, as power output was estimated to be 20 mW if  $I_{\text{C}}$  was

1.67 mA, while a current of at least 0.1 mA was needed in order to have a voltage output of 1  $V_{pp}$ . The voltage supply was set to +12 V on the  $V_{CC}$  while  $V_{EE}$  was grounded, in order to provide flexibility in ensuring the BJT would stay active with a large collector voltage.

Using the chosen value  $I_C$ , transistor characteristics were found. With these values, the range  $A_V$  could fluctuate over and the resistance range that  $R_{in}$  could fluctuate over were determined.  $R_{ED}$  was arbitrarily set to 220  $\Omega$ , then the value's effectiveness was later verified. The following equations were used to set gain:

$$\begin{split} A_{V \; Min} &= \; \text{-}\alpha (R_{in} / (R_{in} + R_{sig})) (R_O / (r_e + R_{ED})), \; where \; R_{in} = (h_{fe, \; min} + 1) (r_e + R_{ED}) \parallel R_{B1} \parallel R_{B2} \\ A_{V \; Max} &= (R_O / (r_e + R_{ED})) \end{split}$$

It was found that the output resistance had to be at least 4.7 k $\Omega$ , but could not be more than 5.4 k $\Omega$ . Output resistance is described as:

$$R_o = R_C \parallel R_L \parallel r_o$$

Assuming a  $r_o$  of 111 k  $\!\Omega$  , this would make  $R_C$  equal 10 k  $\!\Omega$  , if a reasonable lower range  $R_C$  value is used.

Additionally, for the BJT to remain active, the base voltage had to be larger than the emitter voltage. As,  $V_B = V_E + 0.7$ ,  $V_B$  was set to 3.92 V by arbitrarily setting  $R_E$  to 3 k $\Omega$ . As  $R_{in}$  needs to be at least 20 k $\Omega$  while  $V_B$  would be a voltage divider, so it was found that  $R_{B1}$  had to be at least 174.8 k $\Omega$  whilst  $R_{B2}$  was to be at least 94.8 k $\Omega$ .  $R_{B1}$  was chosen to be set to 220 k $\Omega$  while  $R_{B2}$  was chosen to be set at 100 k $\Omega$ .

For meeting the frequency range requirements, the capacitor values were adjusted. capacitors of larger values, 47 uF, were chosen for  $C_1$  and  $C_3$  in order to make  $C_2$  the designable aspect, using dominant approximation. It was found that the frequency of 1 kHz or less could be achieved with a capacitor greater than or equal to 45.9 nF. A 0.1 uF capacitor was chosen for  $C_2$ ,

as it was larger than that minimum but two orders of magnitude smaller than  $C_1$  and  $C_3$ . Lastly, the high frequency response was verified and found to meet specifications as long as the input resistance was high enough.

#### **Spice Simulation Results**

The amplifier was then simulated in LTSpice, using  $R_{sig}$  of 1050  $\Omega$ . Power output was calculated by determining the power dissipation over  $R_{ed}$ ,  $R_{E}$ , and  $R_{C}$  resistors, and was found to be 9.556 mW. To determine the  $R_{in}$ , the peak current over  $R_{sig}$  was found using time domain analysis, and  $R_{in}$  was considered a voltage divider with peak  $V_{sig}$  and  $R_{in}$ . This resulted in a typical  $R_{in}$  of 23.14 k $\Omega$ . The gain vs. frequency was plotted from 1 Hz to 5 MHz, and over the temperatures  $0^{\circ}$ ,  $25^{\circ}$ , and  $70^{\circ}$ . It was found that the gain was within specification over the desired frequency range. At  $70^{\circ}$ , the behavior was less than desired, though, it was close to the specified range.




Figure 2: SPICE gain vs frequency plot

Then it was verified that the output could drive at least 1  $V_{pp}$  by setting  $V_{in}$  to a sine wave of  $0.06V_{pp}$ , which resulted in roughly 1.1  $V_{pp}$ .




Figure 3:  $V_{\rm O}$  in time domain

#### **Measured Circuit Performance**

The circuit was then built in the lab.  $R_C$  was slightly reduced to 4.4  $k\Omega$  in order to meet the gain specifications. A smaller than expected  $r_o$  could explain the need to reduce  $R_C$ , and adjusting the value of  $R_C$  would only significantly impact  $A_V$ , and additionally,  $r_o$  only impacts  $R_C$  for design purposes. After adjusting this resistor, an oscilloscope was used to measure the voltage gain over 100 Hz to 1 MHz while  $V_{sig}$  was set at 50 m $V_{pp}$ .




Figure 4: Frequency vs Gain

The input resistance was then measured by finding the voltage drop and current over  $R_{sig}$  and comparing it to  $V_{sig}$  in order to find  $R_{in}$ .  $R_{in}$  was found to be 26.7 k $\Omega$ . Then the power dissipation was calculated by using the known resistor values and the voltage drop over the resistors in the circuit. By adding up all the power dissipation of the resistors, a total power dissipation of 2.61 mW was found.


#### Conclusion


Through the process of analyzing and building the circuit, a circuit was developed that successfully met specifications. The voltage gain of the amplifier was found to be within the required range, with a measured value of 21.6 V/V, slightly exceeding the target of 20 V/V. The input resistance was above the minimum 20 k $\Omega$ , having measured 26.7 k $\Omega$ . Additionally, the amplifier demonstrated output voltages over 1 V<sub>pp</sub> and maintained gain over the frequency rage 100 Hz - 500 kHz. Lastly, power dissipation was found to be only 2.61 mW. The circuit mostly showed stability across temperature range, though the performance was impacted at higher temperatures due to some variation in the h<sub>fe</sub> at I<sub>C</sub>.

#### **Appendix**

The following pages are attached:


- Written Design Process
- 2N4124 DataSheet





# **General Purpose Transistors NPN Silicon**

2N4123 2N4124





#### **MAXIMUM RATINGS**

Rating	Symbol	2N4123	2N4124	Unit
Collector-Emitter Voltage	r Voltage V <sub>CEO</sub> 30 25		Vdc	
Collector-Base Voltage	V <sub>CBO</sub>	40	30	Vdc
Emitter-Base Voltage	V <sub>EBO</sub> 5.0		Vdc	
Collector Current — Continuous	lc	200		mAdc
Total Device Dissipation @ T <sub>A</sub> = 25°C Derate above 25°C	PD	625 5.0		mW mW/°C
Total Device Dissipation @ T <sub>C</sub> = 25°C Derate above 25°C	PD	1.5 12		Watts mW/°C
Operating and Storage Junction Temperature Range	TJ, T <sub>stg</sub>	-55 to +150		°C

#### THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Ambient	$R_{\theta JA}$	200	°C/W
Thermal Resistance, Junction to Case	$R_{\theta JC}$	83.3	°C/W

### $\textbf{ELECTRICAL CHARACTERISTICS} \ (T_{A} = 25^{\circ}\text{C unless otherwise noted})$

Characteristic			Min	Max	Unit
OFF CHARACTERISTICS					
Collector-Emitter Breakdown Voltage(1) (I <sub>C</sub> = 1.0 mAdc, I <sub>E</sub> = 0)	2N4123 2N4124	V(BR)CEO	30 25	_ _	Vdc
Collector-Base Breakdown Voltage (I <sub>C</sub> = 10 μAdc, I <sub>E</sub> = 0)	2N4123 2N4124	V(BR)CBO	40 30	_	Vdc
Emitter-Base Breakdown Voltage (IE = 10 μAdc, IC = 0)		V(BR)EBO	5.0	_	Vdc
Collector Cutoff Current (V <sub>CB</sub> = 20 Vdc, I <sub>E</sub> = 0)		ICBO	_	50	nAdc
Emitter Cutoff Current (VEB = 3.0 Vdc, I <sub>C</sub> = 0)		I <sub>EBO</sub>	_	50	nAdc

<sup>1.</sup> Pulse Test: Pulse Width =  $300 \mu s$ , Duty Cycle = 2.0%.



# **ELECTRICAL CHARACTERISTICS** ( $T_A = 25^{\circ}C$ unless otherwise noted) (Continued)

Characteristic		Symbol	Min	Max	Unit
ON CHARACTERISTICS				•	•
DC Current Gain(1) (I <sub>C</sub> = 2.0 mAdc, V <sub>CE</sub> = 1.0 Vdc)	2N4123 2N4124	hFE	50 120	150 360	_
$(I_C = 50 \text{ mAdc}, V_{CE} = 1.0 \text{ Vdc})$	2N4123 2N4124		25 60	_	
Collector-Emitter Saturation Voltage <sup>(1)</sup> (I <sub>C</sub> = 50 mAdc, I <sub>B</sub> = 5.0 mAdc)		VCE(sat)	_	0.3	Vdc
Base-Emitter Saturation Voltage(1) (I <sub>C</sub> = 50 mAdc, I <sub>B</sub> = 5.0 mAdc)		V <sub>BE</sub> (sat)		0.95	Vdc
SMALL-SIGNAL CHARACTERISTICS					
Current-Gain — Bandwidth Product (IC = 10 mAdc, V <sub>CE</sub> = 20 Vdc, f = 100 MHz)	2N4123 2N4124	fτ	250 300	_	MHz
Input Capacitance (VEB = 0.5 Vdc, I <sub>C</sub> = 0, f = 1.0 MHz)		C <sub>ibo</sub>	_	8.0	pF
Collector–Base Capacitance (I <sub>E</sub> = 0, V <sub>CB</sub> = 5.0 V, f = 1.0 MHz)		C <sub>cb</sub>	_	4.0	pF
Small–Signal Current Gain ( $I_C = 2.0 \text{ mAdc}$ , $V_{CE} = 10 \text{ Vdc}$ , $R_S = 10 \text{ k ohm}$ , $f = 1.0 \text{ kHz}$ )	2N4123 2N4124	h <sub>fe</sub>	50 120	200 480	_
Current Gain — High Frequency (I <sub>C</sub> = 10 mAdc, V <sub>CE</sub> = 20 Vdc, f = 100 MHz)	2N4123 2N4124	h <sub>fe</sub>	2.5 3.0		
$(I_C = 2.0 \text{ mAdc}, V_{CE} = 10 \text{ V}, f = 1.0 \text{ kHz})$ $(I_C = 2.0 \text{ mAdc}, V_{CE} = 10 \text{ V}, f = 1.0 \text{ kHz})$	2N4123 2N4124		50 120	200 480	
Noise Figure (I <sub>C</sub> = 100 $\mu$ Adc, V <sub>CE</sub> = 5.0 Vdc, R <sub>S</sub> = 1.0 k ohm, f = 1.0 kHz)	2N4123 2N4124	NF		6.0 5.0	dB

<sup>1.</sup> Pulse Test: Pulse Width = 300  $\mu$ s, Duty Cycle = 2.0%.




Figure 1. Capacitance





Figure 2. Switching Times

#### **AUDIO SMALL-SIGNAL CHARACTERISTICS NOISE FIGURE**

 $(V_{CE} = 5 \text{ Vdc}, T_A = 25^{\circ}C)$ Bandwidth = 1.0 Hz




12 NF, NOISE FIGURE (dB) 10 I<sub>C</sub> = 100 μA 2 0.2 20 0.1 2.0 10 100 RS, SOURCE RESISTANCE ( $k\Omega$ )

Figure 3. Frequency Variations

Figure 4. Source Resistance

#### h PARAMETERS

 $(V_{CE} = 10 \text{ V}, f = 1 \text{ kHz}, T_{A} = 25^{\circ}\text{C})$ 







Figure 5. Current Gain

Figure 6. Output Admittance






Figure 7. Input Impedance

Figure 8. Voltage Feedback Ratio

#### STATIC CHARACTERISTICS




Figure 9. DC Current Gain




Figure 10. Collector Saturation Region






Figure 11. "On" Voltages



**Figure 12. Temperature Coefficients** 

#### **PACKAGE DIMENSIONS**



- NOTES:
  1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
  2. CONTROLLING DIMENSION: INCH.
  3. CONTOUR OF PACKAGE BEYOND DIMENSION R IS UNCONTROLLED.
  4. DIMENSION F APPLIES BETWEEN P AND L. DIMENSION D AND J APPLY BETWEEN L AND K MINIMUM. LEAD DIMENSION IS UNCONTROLLED IN P AND BEYOND DIMENSION K MINIMUM.

	INC	HES	MILLIN	IETERS
DIM	MIN	MAX	MIN	MAX
Α	0.175	0.205	4.45	5.20
В	0.170	0.210	4.32	5.33
C	0.125	0.165	3.18	4.19
D	0.016	0.022	0.41	0.55
F	0.016	0.019	0.41	0.48
G	0.045	0.055	1.15	1.39
Н	0.095	0.105	2.42	2.66
7	0.015	0.020	0.39	0.50
K	0.500		12.70	
L	0.250		6.35	
N	0.080	0.105	2.04	2.66
Р		0.100		2.54
R	0.115		2.93	
٧	0.135		3 43	

STYLE 1:
PIN 1. EMITTER
2. BASE
3. COLLECTOR

Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters can and do vary in different applications. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Motorola does not convey any license under its patent rights nor the rights of others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part. Motorola and are registered trademarks of Motorola, Inc. Motorola, Inc. is an Equal Opportunity/Affirmative Action Employer.

How to reach us:

**USA/EUROPE**: Motorola Literature Distribution; P.O. Box 20912; Phoenix, Arizona 85036. 1–800–441–2447

MFAX: RMFAX0@email.sps.mot.com – TOUCHTONE (602) 244–6609 INTERNET: http://Design-NET.com

JAPAN: Nippon Motorola Ltd.; Tatsumi–SPD–JLDC, Toshikatsu Otsuki, 6F Seibu–Butsuryu–Center, 3–14–2 Tatsumi Koto–Ku, Tokyo 135, Japan. 03–3521–8315

**HONG KONG**: Motorola Semiconductors H.K. Ltd.; 8B Tai Ping Industrial Park, 51 Ting Kok Road, Tai Po, N.T., Hong Kong. 852–26629298



