
Lab 3: FIR design with AXI-lite, AXI-stream interface and BRAM

I. Abstract / Introduction

We implement FIR design in Verilog with different protocol interface to transfer control signal, coefficient, and data. Then check the function correction with testbench and run synthesis in Vivado. Divide the protocol into three parts: AXI-lite, AXI-stream, and BRAM interface. AXI-lite protocol transfers control signal and the coefficient, AXI-stream protocol transfers the data input and output, two BRAM memory restore 11 pair coefficient and data which generates one output value after FIR computation.

II. Block Diagram



III. Operations description

1. Finite state machine

The total computation flow can divide into four stages as FSM shown below.

A. IDLE stage

In this stage, we load coefficient from AXI-lite protocol and restore them into tap BRAM. After that, we read coefficient from tap BRAM to testbench for checking whether writing coefficient into correct address. The last, we would receive ap start signal and then jump to LOAD stage.

B. LOAD stage

In each FIR computation, we need to load one new data and remove the oldest one. Thus, we receive the latest data from AXI-stream protocol and write it into data BRAM to replace the oldest one. After this operation, we directly jump to COMPUTE stage.


C. COMPUTE stage

In this stage, we spend 11 cycles to compute one FIR output. In each cycle, we load one coefficient from tap BRAM and one data from data BRAM. The order of data from data BRAM might be different for each FIR

output, and thus we control the order directly by control address. The details about controller would be shown later. After computation, if this output is the last one, we jump to DONE stage and finish the total FIR computation. Otherwise, we jump to LOAD stage to load the next new data and then compute again.

D. DONE stage

This stage means the design finish the total FIR computation and we determine whether finishing the total FIR computation or not depending on the signal ss_tlast which means this data input is the last one. And then, we assert ap done and ap idle after entering this stage.



2. Data flow operation

A. Receive tap parameter and write into tap BRAM

After AXI-lite protocol write handshake successfully, we would receive one tap parameter and then write into tap BRAM by control the address and assert tap_EN and tap_WE. Since the order of coefficient should be fixed and won't change when we do computation, thus we write directly into tap BRAM following the received order.

B. Receive data parameter and write into data BRAM

After AXI-Stream protocol write handshake successfully, we would receive one data parameter and then write into data BRAM by control address and assert data_EN and data_WE. However, in data BRAM, we should restore the 11 data which need in the next FIR computation. Each loading time, we should load the next data into data BRAM and remove the oldest one if the RAM is full. Otherwise, we write directly into data BRAM following the received order. Hence, we have flag signal to record which address should be written next.

C. Access tap BRAM and data BRAM to do computation

We need 11 cycles to finish one FIR computation, and then we design a counter to know whether we finish computation this time or not. For coefficient, the order won't be change and then we read directly following the counter value as tap BRAM address. But this way wouldn't be work for data BRAM. We should read the oldest data in data BRAM as the first data and so on, so we also use flag signal to know which data we should read out

flag cycle iteration d0 d0 d0 d0 d1 d1 d1 d1 d1 d1 d12 d2 d2d2d2 d2d2d13 d13 d13 d3 d3 d3 d3 d3 d3 d3 d3 d3 d14 d14 d14 d4 d4 d4 d4 d15 d7 d7 d7 d7 d7 d8 d8 d8 d8 d8 d8 0 0 d9 d9 d9

in the first cycle and the counter would be used in the next cycles. The flow is as shown below.

3. Control signal operation

The ap_signal can be divided into three parts, ap_start, ap_done, ap_idle.

A. ap_start

After reset, ap_idle would be low. When AXI-lite write handshake successfully, write address is 0x00, and write data is 1, the ap_start would have one cycle pulse to start the FIR engine.

B. ap done

After reset, ap_done would be low. When the current state is DONE stage which means finishing the total FIR computation, ap_done would be assert to high and keep on.

C. ap_idle

After reset, ap_idle would be high. If ap_start assert to high, then ap_idle should be low. When the current state is DONE stage which means finishing the total FIR computation, ap_idle would be assert to high and keep on.

IV. Resource usage

31 +				
32 Site Type	Used	Fixed	Prohibited	Available Util%
33 +	+	+		++
34 Slice LUTs*	249	0	0	53200 0.47
35 LUT as Logic	249	0	0	53200 0.47
36 LUT as Memory	0	0	0	17400 0.00
37 Slice Registers	380	J 0	0	106400 0.36
38 Register as Flip Flop	380	J 0	0	106400 0.36
39 Register as Latch	0	J 0	0	106400 0.00
40 F7 Muxes	0	0	0	26600 0.00
41 F8 Muxes	0	0	0	13300 0.00
42 +	+	+		+

V. Timing report

Synthesis clock period: 10ns (100MHz)

Critical Path: multiplication and addition when computing temp FIR result

```
547 Max Delay Paths
548
                                0.565ns (required time - arrival time)
temp_sum__0/CLK
(rising edge-triggered cell DSP48E1 clocked by axis_clk {rise@0.000ns fall@5.000ns period=10.000ns})
549 Slack (MET) :
551
552
     Destination:
                                prev_sum_reg[29]/D
                                  (rising edge-triggered cell FDRE clocked by axis_clk {rise@0.000ns fall@5.000ns period=10.000ns})
                                axis_clk
     Path Group:
                                Setup (Max at Slow Process Corner)
555
     Path Type:
     Requirement:
Data Path Delay:
Logic Levels:
Clock Path Skew:
                                10.000ns (axis_clk rise@10.000ns - axis_clk rise@0.000ns)
9.331ns (logic 7.849ns (84.120%) route 1.482ns (15.880%))
8 (CARRY4=5 DSP48E1=1 LUT2=2)
556
                                -0.145ns (DCD - SCD + CPR)
y (DCD): 2.128ns = ( 12.128 - 10.000 )
(SCD): 2.456ns
l (CPR): 0.184ns
559
        Destination Clock Delay (DCD):
Source Clock Delay (SCD):
Clock Pessimism Removal (CPR):
                                0.035ns ((TSJ<sup>2</sup> + TIJ<sup>2</sup>)<sup>1</sup>/2 + DJ) / 2 + PE
(TSJ): 0.071ns
(TIJ): 0.000ns
563
     Clock Uncertainty:
        Total System Jitter
Total Input Jitter
566
        Discrete Jitter
                                    (DJ):
                                             0.000ns
567
        Phase Error
                                    (PE):
                                             0.000ns
569
          Location
                                      Delay type
                                                                         Incr(ns) Path(ns)
                                                                                                      Netlist Resource(s)
 570
571
                                      (clock axis_clk rise edge)
572
                                                                             0.000
                                                                                           0.000 г
573
                                                                             0.000
                                                                                           0.000 r axis_clk (IN)
 574
                                      net (fo=0)
                                                                                                       axis_clk
                                                                             0.000
                                                                                           0.000
                                                                                                      axis_clk_IBUF_inst/I
axis_clk_IBUF_inst/O
axis_clk_IBUF
575
                                                                                           0.972 г
576
                                      IBUF (Prop_ibuf_I_0)
                                                                             0.972
                                      net (fo=1, unplaced)
 577
                                                                             0.800
                                                                                           1.771
 578
                                                                                                       axis_clk_IBUF_BUFG_inst/I
 579
                                      BUFG (Prop_bufg_I_0)
                                                                             0.101
                                                                                           1.872 г
                                                                                                       axis_clk_IBUF_BUFG_inst/0
 580
                                      net (fo=383, unplaced)
                                                                             0.584
                                                                                           2.456
                                                                                                       axis_clk_IBUF_BUFG
 581
                                      DSP48E1
                                                                                                      temp_sum__0/CLK
 583
                                      DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
 584
                                                                             4.206
                                                                                           6.662 r temp_sum__0/PCOUT[47]
                                                                                                       temp_sum__0_n_106
temp_sum__1/PCIN[47]
 585
                                      net (fo=1, unplaced)
                                                                             0.055
                                                                                           6.717
 586
 587
                                      DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                                                          8.235 r temp_sum__1/P[0]

9.035 temp_sum__1_n_105

r prev_sum[19]_t_9/I0


9.159 r prev_sum[19]_t_9/0

9.159 prev_sum[19]_t_9_n_0

r prev_sum_reg[19]_t_6/S[1]
 588
                                                                              1.518
 589
                                      net (fo=2, unplaced)
                                                                             0.800
 590
 591
                                      LUT2 (Prop_lut2_I0_0)
                                                                              0.124
 592
                                      net (fo=1, unplaced)
                                                                             0.000
 593
 594
                                      CARRY4 (Prop_carry4_S[1]_CO[3])
 595
                                                                              0.533
                                                                                           9.692 r prev_sum_reg[19]_i_6/C0[3]
                                                                                                  prev_sum_reg[19]_i_6_n_0
r prev_sum_reg[23]_i_6/CI
 596
                                      net (fo=1, unplaced)
                                                                             0.009
                                                                                           9.701
 597
 598
                                      CARRY4 (Prop_carry4_CI_CO[3])
 599
                                                                              0.117
                                                                                           9.818 r prev_sum_reg[23]_i_6/C0[3]
                                                                                                  prev_sum_reg[23]_i_6_n_0
r prev_sum_reg[27]_i_6/CI
600
                                      net (fo=1, unplaced)
                                                                             0.000
                                                                                           9.818
601
602
                                      CARRY4 (Prop_carry4_CI_0[3])
 603
                                                                             0.331
                                                                                         10.149 r prev_sum_reg[27]_i_6/0[3]
 604
                                      net (fo=1, unplaced)
                                                                             0.618
                                                                                         10.767
                                                                                                       temp_sum__2[27]
                                                                                         r prev_sum[27]_i_2/I1
11.074 r prev_sum[27]_i_2/0
11.074 prev_sum[27]_i_2_n_0
605
                                      LUT2 (Prop lut2 I1 0)
                                                                              0.307
606
                                      net (fo=1, unplaced)
 607
                                                                              0.000
608
                                                                                                  r prev_sum_reg[27]_i_1/S[3]
609
                                      CARRY4 (Prop_carry4_S[3]_CO[3])
                                                                                         11.450 r prev_sum_reg[27]_i_1/C0[3]
11.450 prev_sum_reg[27]_i_1_n_0
r prev_sum_reg[31]_i_2/CI
                                                                              0.376
610
611
                                      net (fo=1, unplaced)
                                                                              0.000
612
                                      CARRY4 (Prop_carry4_CI_0[1])
613
                                                                                0.337
                                                                                            11.787 r prev_sum_reg[31]_i_2/0[1]
614
                                                                                            11.787
                                                                                                         cur_sum[29]
615
                                       net (fo=1, unplaced)
                                                                                0.000
616
                                       FDRE
                                                                                                    г
                                                                                                         prev_sum_reg[29]/D
617
618
619
                                       (clock axis_clk rise edge)
                                                                              10.000
620
                                                                                            10.000 г
621
                                                                                0.000
                                                                                            10.000 г
                                                                                                         axis_clk (IN)
622
                                       net (fo=0)
                                                                                0.000
                                                                                            10.000
                                                                                                          axis_clk
                                                                                                          axis_clk_IBUF_inst/I
623
                                                                                            10.838 г
624
                                       IBUF (Prop_ibuf_I_0)
                                                                                0.838
                                                                                                          axis_clk_IBUF_inst/0
625
                                       net (fo=1, unplaced)
                                                                                0.760
                                                                                            11.598
                                                                                                          axis_clk_IBUF
                                                                                                         axis_clk_IBUF_BUFG_inst/I
axis_clk_IBUF_BUFG_inst/O
axis_clk_IBUF_BUFG
626
                                       BUFG (Prop_bufg_I_0)
                                                                                            11.689 г
627
                                                                                0.091
                                       net (fo=383, unplaced)
628
                                                                               0.439
                                                                                            12.128
629
                                                                                                         prev_sum_reg[29]/C
630
                                       clock pessimism
                                                                                0.184
                                                                                            12.311
631
                                        clock uncertainty
                                                                              -0.035
                                                                                            12.276
632
                                       FDRE (Setup_fdre_C_D)
                                                                               0.076
                                                                                            12.352
                                                                                                          prev_sum_reg[29]
633
                                       required time
                                                                                            12.352
634
635
                                       arrival time
                                                                                           -11.787
636
                                       slack
637
                                                                                             0.565
```

VI. Simulation waveform

1. Coefficient program, and read back




2. Data-in stream-in / Data-out stream-out

Every 11 cycles can receive one new data and output one FIR output value



3. RAM access control

A. write coefficient and read back (tap RAM)



B. Load data and compute (tap RAM and data RAM)

