Operating Systems CS240

Dr. Axel Krings

JEB 320

208 885-4078

krings@uidaho.edu

http://www.cs.uidaho.edu/~krings

Sequence 1 CS 240

Computer System Overview

Chapter 1

Sequence 1 CS 240 2


Cache Design

- Write policy
 - When the memory write operation takes place
 - Can occur every time block is updated
 - Can occur only when block is replaced
 - Minimizes memory write operations
 - Leaves main memory in an obsolete state

Sequence 1 CS 240 49

Programmed I/O


- I/O module performs the action, not the processor
- Sets appropriate bits in the I/O status register
- No interrupts occur
- Processor checks status until operation is complete
 - this is "polling"



Sequence 1 CS 240




- Processor is interrupted when I/O module ready to exchange data
- Processor saves context of program executing and begins executing interrupt-handler
- No needless waiting
- However, still consumes a lot of processor time because every word read or written passes through the processor



Sequence 1 CS 240

Direct Memory Access

- Transfers a block of data directly to or from memory
- An interrupt is sent when the transfer is complete
- Processor continues with other work



(c) Direct memory access

Sequence 1 CS 240 52