



4 to 1 Multiplexer

COEN 122 Lab 1



Grading

- Lab 1-4 (10% each) 40%
- Final Project 60%



Late Policy

- Late submissions submitted within 24 hours after the deadline receive 50% credit. After 24 hours, no credit is given.



Demo

- Labs submitted with no demo will receive no credit. Please demo to me before the lab is due.
- You can demo in either TAs Office Hours



Lab 1 Overview

- Objective: Implement 4:1 multiplexer in Verilog using Vivado
- For the first 4 labs, you will be working individually, but will be working in teams for the project

Helpful website: <http://www.asic-world.com/verilog/veritut.html>



Running Vivado

- Open ECC Link -> File Explorer -> Applications -> EE -> Xilinx Design Tools -> Vivado 2020.2 -> Vivado 2020.2 Application
- Wait
- Create New Project
- Name and Location: must not start with samba
- RTL
- For now, ignore add source (will be useful later)
- Hit next until finish



Design Flow

- Write code for a structure model of a 4:1 mux (No if statements)
- Write test bench to verify proper function of logic block
- Run Synthesis
- Run Simulation
- View waveform, verify results



AND Gate Example

2-input AND gate



A	B	Output
0	0	0
0	1	0
1	0	0
1	1	1



AND Gate Example Code

```
1 `timescale 1ns / 1ps
2
3 //////////////////////////////////////////////////
4 // Engineer: Zach Bellay
5 // Create Date: 10/01/2019 07:33:31 PM
6 // Etc...
7 //////////////////////////////////////////////////
8
9 // define and_gate variables
10 module and_gate(d1, d2, out);
11
12 // define d1, d2 as inputs
13 input d1 ,d2;
14
15 // define out to be a reg
16 // meaning a value can be
17 // assigned to it
18 output reg out;
19
20 // the 'always@' means that
21 // every time an input changes,
22 // run this body of code again
23 // (so our and gate reruns whenever
24 // we change the inputs!)
25 always@(d1, d2)
26 begin
27     out = d1 & d2;
28 end
29
30 endmodule
```


and.v

```
1 `timescale 1ns / 1ps
2 //////////////////////////////////////////////////
3 // Engineer: Zach Bellay
4 // Create Date: 10/01/2019 07:33:31 PM
5 // Etc...
6 //////////////////////////////////////////////////
7 module tb_and(); // define testbench module
8 // regs can store data
9 reg d1, d2;
10 // can't store data, connects modules
11 wire out;
12 // and_gate object
13 and_gate test(d1,d2,out);
14 // 'initial' means just to
15 // do it once (unlike 'always')
16 initial
17 begin
18     // Out should be 0
19     d1 = 0;
20     d2 = 0;
21     #50; // wait 50 nanoseconds to see the change!
22     // Out should be 0
23     d1 = 0;
24     d2 = 1;
25     #50;
26     // Out should be 0
27     d1 = 1;
28     d2 = 0;
29     #50;
30     // Out should be 1
31     d1 = 1;
32     d2 = 1;
33     #50;
34     $finish;
35 end
36 endmodule
```

tb_and.v




Run Synthesis, then Simulation






Waveform





MUX Functionality




Truth Table:

Select Data Inputs		Output
S_1	S_0	Y
0	0	D_0
0	1	D_1
1	0	D_2
1	1	D_3



Logic Circuit for MUX





Important Constructs for Mux

Bit Array:

```
input [1:0] sel;
```

Gates:

```
input A,B,C,D;
```

```
wire output1, output2, output3;
```

```
output out;
```

```
not(output1, A); //not gate
```

```
and(output2, A, B, C); //and gate
```

```
or(output3, A, B, C); //or gate
```

Testbench:

```
sel = 2'b00;
```



Submission

- mux file as a txt file
- mux_testbench file as a txt file
- Screenshot of waveform