

# 4 to 1 Multiplexer

**COEN 122 Lab 1** 



# **Grading**

• Lab 1-4 (10% each) 40%

Final Project 60%



## **Late Policy**

 Late submissions submitted within 24 hours after the deadline receive 50% credit. After 24 hours, no credit is given.



#### Demo

- Labs submitted with no demo will receive no credit. Please demo to me before the lab is due.
- You can demo in either TAs Office Hours



#### Lab 1 Overview

- Objective: Implement 4:1 multiplexer in Verilog using Vivado
- For the first 4 labs, you will be working individually, but will be working in teams for the project

Helpful website: <a href="http://www.asic-world.com/verilog/veritut.html">http://www.asic-world.com/verilog/veritut.html</a>



### Running Vivado

- Open ECC Link -> File Explorer -> Applications -> EE -> Xilinx Design Tools -> Vivado 2020.2 -> Vivado 2020.2 Application
- Wait
- Create New Project
- Name and Location: must not start with samba
- RTL
- For now, ignore add source (will be useful later)
- Hit next until finish




### **Design Flow**

- Write code for a structure model of a 4:1 mux (No if statements)
- Write test bench to verify proper function of logic block
- Run Synthesis
- Run Simulation
- View waveform, verify results



# **AND Gate Example**

2-input AND gate



A	В	Output
0	0	0
0	1	0
1	0	0
1	1	1



### **AND Gate Example Code**

```
mire out;
// and_gate object
and_gate test(d1,d2,out);
// 'initial' means just to
// do it once (unlike 'always')
initial
// begin
// out should be 0
// out should be 1
// out should be 3
// out should be 4
// out should be 9
// out sho
```


reg d1, d2;

and.v

tb\_and.v




# Run Synthesis, then Simulation






#### Waveform





# **MUX Functionality**




#### Truth Table:

Select Dat	Output	
S <sub>1</sub>	$S_0$	Y
0	0	D <sub>0</sub>
0	1	D <sub>1</sub>
1	0	D <sub>2</sub>
1	1	D <sub>3</sub>



# **Logic Circuit for MUX**





### **Important Constructs for Mux**

#### Bit Array:

input [1:0] sel;

#### Gates:

input A,B,C,D;
wire output1, output2, output3;
output out;

not(output1, A); //not gate and(output2, A, B, C); //and gate or(output3, A, B, C); //or gate

#### Testbench:

sel = 2'b00;



#### **Submission**

- mux file as a txt file
- mux\_testbench file as a txt file
- Screenshot of waveform