Data Sheet: Technical Data

K22P121M120SF7 Rev. 5 4/2015



Kinetis K22F 512KB Flash


120 MHz Cortex-M4 Based Microcontroller with FPU

The K22 product family members are optimized for cost-sensitive applications requiring low-power, USB connectivity, and processing efficiency with a floating point unit. These devices share the comprehensive enablement and scalability of the Kinetis family.

This product offers:

- Run power consumption down to 156 μA/MHz and static power consumption down to 3.8 μA, full state retention and 6 μS wakeup. Lowest static mode down to 140 nA.
- USB LS/FS OTG 2.0 with embedded 3.3 V, 120 mA LDO voltage regulator. USB FS device crystal-less functionality.

MK22FN512VDC12 MK22FN512VLL12 MK22FN512VLH12 MK22FN512VMP12



Performance

 120 MHz ARM Cortex-M4 core with DSP instructions delivering 1.25 Dhrystone MIPS per MHz

Memories and memory interfaces

- 512 KB of embedded flash and 128 KB of RAM
- · FlexBus external bus interface
- Serial programming interface (EzPort)
- Preprogrammed Kinetis flashloader for one-time, insystem factory programming

System peripherals

- Flexible low-power modes, multiple wake-up sources
- 16-channel DMA controller
- Independent external and software watchdog monitor

Clocks

- Two crystal oscillators: 32 kHz (RTC) and 32-40 kHz or 3-32 MHz
- Three internal oscillators: 32 kHz, 4 MHz, and 48 MHz
- Multipurpose clock generator with PLL and FLL

Security and integrity modules

- Hardware CRC module
- 128-bit unique identification (ID) number per chip
- Hardware random-number generator
- · Flash access control to protect proprietary software

Human-machine interface

• Up to 81 general-purpose I/O (GPIO)

Analog modules

- Two 16-bit SAR ADCs (1.2 MS/s in 12bit mode)
- Two 12-bit DACs
- Two analog comparators (CMP) with 6-bit DAC
- · Accurate internal voltage reference

Communication interfaces

- USB full/low-speed On-the-Go controller with onchip transceiver with 120 mA USB LDO voltage regulator
- USB full-speed device crystal-less operation
- · Two SPI modules
- Three UART modules and one low-power UART
- Two I2C: Support for up to 1 Mbps operation
- I2S module

Timers

- Two 8-ch general purpose/PWM timers
- Two 2-ch general purpose timers with quadrature decoder functionality
- · Periodic interrupt timers
- 16-bit low-power timer
- Real-time clock with independent power domain
- Programmable delay block

Operating Characteristics

- Voltage range (including flash writes): 1.71 to 3.6 V
- Temperature range (ambient): -40 to 105°C



Ordering Information

| Part Number | Me | Maximum number of I/O's | |
|----------------|----------------------|-------------------------|----|
| | Flash (KB) SRAM (KB) | | |
| MK22FN512VDC12 | 512 | 128 | 81 |
| MK22FN512VLL12 | 512 | 128 | 66 |
| MK22FN512VLH12 | 512 | 128 | 40 |
| MK22FN512VMP12 | 512 | 128 | 40 |

Related Resources

| Туре | Description |
|------------------|--|
| Selector Guide | The Freescale Solution Advisor is a web-based tool that features interactive application wizards and a dynamic product selector. |
| Product Brief | The Product Brief contains concise overview/summary information to enable quick evaluation of a device for design suitability. |
| Reference Manual | The Reference Manual contains a comprehensive description of the structure and function (operation) of a device. |
| Data Sheet | The Data Sheet is this document. It includes electrical characteristics and signal connections. |
| Chip Errata | The chip mask set Errata provides additional or corrective information for a particular device mask set. |
| Package drawing | Package dimensions are provided in package drawings. |

Figure 1 shows the functional modules in the chip.




Figure 1. Functional block diagram

Table of Contents

| 1 Rat | tings5 | 3.4.1 Flash electrical specifications | . 31 |
|-------|--|---|------|
| 1.1 | Thermal handling ratings5 | 3.4.2 EzPort switching specifications | 32 |
| 1.2 | Moisture handling ratings5 | 3.4.3 Flexbus switching specifications | .33 |
| 1.3 | ESD handling ratings5 | 3.5 Security and integrity modules | 36 |
| 1.4 | Voltage and current operating ratings 5 | 3.6 Analog | 36 |
| 2 Ger | neral6 | 3.6.1 ADC electrical specifications | . 37 |
| 2.1 | AC electrical characteristics6 | 3.6.2 CMP and 6-bit DAC electrical specifications | . 41 |
| 2.2 | Nonswitching electrical specifications6 | 3.6.3 12-bit DAC electrical characteristics | .43 |
| | 2.2.1 Voltage and current operating requirements 6 | 3.6.4 Voltage reference electrical specifications | 46 |
| | 2.2.2 LVD and POR operating requirements7 | 3.7 Timers | .47 |
| | 2.2.3 Voltage and current operating behaviors8 | 3.8 Communication interfaces | . 47 |
| | 2.2.4 Power mode transition operating behaviors 9 | 3.8.1 USB electrical specifications | 48 |
| | 2.2.5 Power consumption operating behaviors 10 | 3.8.2 USB VREG electrical specifications | . 48 |
| | 2.2.6 EMC radiated emissions operating behaviors 16 | 3.8.3 DSPI switching specifications (limited voltage | |
| | 2.2.7 Designing with radiated emissions in mind17 | range) | . 49 |
| | 2.2.8 Capacitance attributes17 | 3.8.4 DSPI switching specifications (full voltage | |
| 2.3 | Switching specifications17 | range) | . 50 |
| | 2.3.1 Device clock specifications17 | 3.8.5 Inter-Integrated Circuit Interface (I2C) timing | . 52 |
| | 2.3.2 General switching specifications | 3.8.6 UART switching specifications | 54 |
| 2.4 | Thermal specifications19 | 3.8.7 I2S/SAI switching specifications | . 54 |
| | 2.4.1 Thermal operating requirements | 4 Dimensions | 60 |
| | 2.4.2 Thermal attributes19 | 4.1 Obtaining package dimensions | |
| 3 Per | ripheral operating requirements and behaviors20 | 5 Pinout | .61 |
| 3.1 | Core modules | 5.1 K22F Signal Multiplexing and Pin Assignments | 61 |
| | 3.1.1 SWD electricals | 5.2 K22 Pinouts | 67 |
| | 3.1.2 JTAG electricals | 6 Part identification | .71 |
| 3.2 | System modules25 | 6.1 Description | .71 |
| 3.3 | Clock modules25 | 6.2 Format | . 71 |
| | 3.3.1 MCG specifications25 | 6.3 Fields | . 72 |
| | 3.3.2 IRC48M specifications27 | 6.4 Example | .72 |
| | 3.3.3 Oscillator electrical specifications28 | 6.5 121-pin XFBGA part marking | 73 |
| | 3.3.4 32 kHz oscillator electrical characteristics30 | 6.6 64-pin MAPBGA part marking | . 73 |
| 3.4 | Memories and memory interfaces31 | 7 Revision History | . 73 |

1 Ratings

1.1 Thermal handling ratings

| Symbol | Description | Min. | Max. | Unit | Notes |
|------------------|-------------------------------|-------------|------|------|-------|
| T _{STG} | Storage temperature | - 55 | 150 | °C | 1 |
| T _{SDR} | Solder temperature, lead-free | _ | 260 | °C | 2 |

- 1. Determined according to JEDEC Standard JESD22-A103, High Temperature Storage Life.
- 2. Determined according to IPC/JEDEC Standard J-STD-020, Moisture/Reflow Sensitivity Classification for Nonhermetic Solid State Surface Mount Devices.

1.2 Moisture handling ratings

| Symbol | Description | Min. | Max. | Unit | Notes |
|--------|----------------------------|------|------|------|-------|
| MSL | Moisture sensitivity level | _ | 3 | _ | 1 |

Determined according to IPC/JEDEC Standard J-STD-020, Moisture/Reflow Sensitivity Classification for Nonhermetic Solid State Surface Mount Devices.

1.3 ESD handling ratings

| Symbol | Description | Min. | Max. | Unit | Notes |
|------------------|---|-------|-------|------|-------|
| V_{HBM} | Electrostatic discharge voltage, human body model | -2000 | +2000 | V | 1 |
| V _{CDM} | Electrostatic discharge voltage, charged-device model | -500 | +500 | V | 2 |
| I _{LAT} | Latch-up current at ambient temperature of 105°C | -100 | +100 | mA | 3 |

- 1. Determined according to JEDEC Standard JESD22-A114, *Electrostatic Discharge (ESD) Sensitivity Testing Human Body Model (HBM)*.
- 2. Determined according to JEDEC Standard JESD22-C101, Field-Induced Charged-Device Model Test Method for Electrostatic-Discharge-Withstand Thresholds of Microelectronic Components.
- 3. Determined according to JEDEC Standard JESD78, IC Latch-Up Test.

1.4 Voltage and current operating ratings

| Symbol | Description | Min. | Max. | Unit |
|----------------------|--|-----------------------|-----------------------|------|
| V_{DD} | Digital supply voltage | -0.3 | 3.8 | V |
| I _{DD} | Digital supply current | _ | 169 | mA |
| V _{DIO} | Digital input voltage | -0.3 | V _{DD} + 0.3 | V |
| V _{AIO} | Analog ¹ | -0.3 | V _{DD} + 0.3 | V |
| I _D | Maximum current single pin limit (applies to all digital pins) | -25 | 25 | mA |
| V_{DDA} | Analog supply voltage | V _{DD} – 0.3 | V _{DD} + 0.3 | V |
| V _{USB0_DP} | USB0_DP input voltage | -0.3 | 3.63 | V |
| V _{USB0_DM} | USB0_DM input voltage | -0.3 | 3.63 | V |
| VREGIN | USB regulator input | -0.3 | 6.0 | V |
| V _{BAT} | RTC battery supply voltage | -0.3 | 3.8 | V |

^{1.} Analog pins are defined as pins that do not have an associated general purpose I/O port function.

2 General

2.1 AC electrical characteristics

Unless otherwise specified, propagation delays are measured from the 50% to the 50% point, and rise and fall times are measured at the 20% and 80% points, as shown in the following figure.




Figure 2. Input signal measurement reference

2.2 Nonswitching electrical specifications

2.2.1 Voltage and current operating requirements

Table 1. Voltage and current operating requirements

| Symbol | Description | Min. | Max. | Unit | Notes |
|------------------------------------|--|-----------------------|----------------------|------|-------|
| V_{DD} | Supply voltage | 1.71 | 3.6 | V | |
| V_{DDA} | Analog supply voltage | 1.71 | 3.6 | V | |
| $V_{DD} - V_{DDA}$ | V _{DD} -to-V _{DDA} differential voltage | -0.1 | 0.1 | V | |
| V _{SS} – V _{SSA} | V _{SS} -to-V _{SSA} differential voltage | -0.1 | 0.1 | V | |
| V _{BAT} | RTC battery supply voltage | 1.71 | 3.6 | V | |
| V _{IH} | Input high voltage | $0.7 \times V_{DD}$ | _ | V | |
| | • 2.7 V ≤ V _{DD} ≤ 3.6 V | $0.75 \times V_{DD}$ | _ | V | |
| | • 1.7 V ≤ V _{DD} ≤ 2.7 V | | | | |
| V _{IL} | Input low voltage | _ | $0.35 \times V_{DD}$ | V | |
| | • 2.7 V ≤ V _{DD} ≤ 3.6 V | _ | $0.3 \times V_{DD}$ | V | |
| | • 1.7 V ≤ V _{DD} ≤ 2.7 V | | | | |
| V _{HYS} | Input hysteresis | $0.06 \times V_{DD}$ | _ | V | |
| I _{ICIO} | Analog and I/O pin DC injection current — single pin | | | | 1 |
| | V _{IN} < V _{SS} -0.3V (Negative current injection) | -3 | _ | mA | |
| I _{ICcont} | Contiguous pin DC injection current —regional limit, includes sum of negative injection currents or sum of positive injection currents of 16 contiguous pins | | | | |
| | Negative current injection | -25 | _ | mA | |
| V _{ODPU} | Open drain pullup voltage level | V_{DD} | V_{DD} | V | 2 |
| V_{RAM} | V _{DD} voltage required to retain RAM | 1.2 | _ | V | |
| V _{RFVBAT} | V _{BAT} voltage required to retain the VBAT register file | V _{POR_VBAT} | _ | V | |

^{1.} All analog and I/O pins are internally clamped to V_{SS} through ESD protection diodes. If V_{IN} is less than V_{IO_MIN} or greater than V_{IO_MAX} , a current limiting resistor is required. The negative DC injection current limiting resistor is calculated as $R=(V_{IO_MIN}-V_{IN})/|I_{ICIO}|$.

2.2.2 LVD and POR operating requirements

Table 2. V_{DD} supply LVD and POR operating requirements

| Symbol | Description | Min. | Тур. | Max. | Unit | Notes |
|-------------|---|------|------|------|------|-------|
| V_{POR} | Falling VDD POR detect voltage | 0.8 | 1.1 | 1.5 | V | |
| V_{LVDH} | Falling low-voltage detect threshold — high range (LVDV=01) | 2.48 | 2.56 | 2.64 | V | |
| | Low-voltage warning thresholds — high range | | | | | 1 |
| V_{LVW1H} | Level 1 falling (LVWV=00) | 2.62 | 2.70 | 2.78 | V | |

^{2.} Open drain outputs must be pulled to VDD.

Table 2. V_{DD} supply LVD and POR operating requirements (continued)

| Symbol | Description | Min. | Тур. | Max. | Unit | Notes |
|--------------------|--|------|------|------|------|-------|
| V _{LVW2H} | Level 2 falling (LVWV=01) | 2.72 | 2.80 | 2.88 | V | |
| V _{LVW3H} | Level 3 falling (LVWV=10) | 2.82 | 2.90 | 2.98 | V | |
| V _{LVW4H} | Level 4 falling (LVWV=11) | 2.92 | 3.00 | 3.08 | V | |
| V _{HYSH} | Low-voltage inhibit reset/recover hysteresis — high range | _ | 80 | _ | mV | |
| V _{LVDL} | Falling low-voltage detect threshold — low range (LVDV=00) | 1.54 | 1.60 | 1.66 | V | |
| | Low-voltage warning thresholds — low range | | | | | 1 |
| V _{LVW1L} | Level 1 falling (LVWV=00) | 1.74 | 1.80 | 1.86 | V | |
| V _{LVW2L} | Level 2 falling (LVWV=01) | 1.84 | 1.90 | 1.96 | V | |
| V _{LVW3L} | Level 3 falling (LVWV=10) | 1.94 | 2.00 | 2.06 | V | |
| V _{LVW4L} | Level 4 falling (LVWV=11) | 2.04 | 2.10 | 2.16 | V | |
| V _{HYSL} | Low-voltage inhibit reset/recover hysteresis — low range | _ | 60 | _ | mV | |
| V _{BG} | Bandgap voltage reference | 0.97 | 1.00 | 1.03 | V | |
| t _{LPO} | Internal low power oscillator period — factory trimmed | 900 | 1000 | 1100 | μs | |

^{1.} Rising threshold is the sum of falling threshold and hysteresis voltage

Table 3. VBAT power operating requirements

| Symbol | Description | Min. | Тур. | Max. | Unit | Notes |
|-----------------------|--|------|------|------|------|-------|
| V _{POR_VBAT} | Falling VBAT supply POR detect voltage | 0.8 | 1.1 | 1.5 | V | |

2.2.3 Voltage and current operating behaviors

Table 4. Voltage and current operating behaviors

| Symbol | Description | Min. | Тур. | Max. | Unit | Notes |
|------------------|---|-----------------------|------|------|------|-------|
| V _{OH} | Output high voltage — Normal drive pad except RESET_B | | | | | |
| | $2.7 \text{ V} \le \text{V}_{DD} \le 3.6 \text{ V}, \text{I}_{OH} = -5 \text{ mA}$ | V _{DD} – 0.5 | _ | _ | V | 1 |
| | $1.71 \text{ V} \le \text{V}_{DD} \le 2.7 \text{ V}, \text{I}_{OH} = -2.5 \text{ mA}$ | V _{DD} – 0.5 | _ | _ | V | |
| V _{OH} | Output high voltage — High drive pad except RESET_B | | | | | |
| | $2.7 \text{ V} \le \text{V}_{DD} \le 3.6 \text{ V}, \text{I}_{OH} = -20 \text{ mA}$ | V _{DD} – 0.5 | _ | _ | V | 1 |
| | $1.71 \text{ V} \le \text{V}_{DD} \le 2.7 \text{ V}, \text{I}_{OH} = -10 \text{ mA}$ | V _{DD} – 0.5 | _ | _ | V | |
| I _{OHT} | Output high current total for all ports | _ | _ | 100 | mA | |

Table 4. Voltage and current operating behaviors (continued)

| Symbol | Description | Min. | Тур. | Max. | Unit | Notes |
|------------------|--|------|-------|------|------|-------|
| V _{OL} | Output low voltage — Normal drive pad except RESET_B | | | | | |
| | $2.7 \text{ V} \le \text{V}_{DD} \le 3.6 \text{ V}, \text{I}_{OL} = 5 \text{ mA}$ | _ | _ | 0.5 | V | 1 |
| | $1.71 \text{ V} \le \text{V}_{DD} \le 2.7 \text{ V}, \text{I}_{OL} = 2.5 \text{ mA}$ | _ | _ | 0.5 | V | |
| V _{OL} | Output low voltage — High drive pad except RESET_B | | | | | |
| | $2.7 \text{ V} \le \text{V}_{DD} \le 3.6 \text{ V}, \text{I}_{OL} = 20 \text{ mA}$ | _ | _ | 0.5 | V | 1 |
| | $1.71 \text{ V} \le \text{V}_{DD} \le 2.7 \text{ V}, \text{I}_{OL} = 10 \text{ mA}$ | _ | _ | 0.5 | V | |
| V _{OL} | Output low voltage — RESET_B | | | | | |
| | $2.7 \text{ V} \le \text{V}_{DD} \le 3.6 \text{ V}, \text{I}_{OL} = 3 \text{ mA}$ | _ | _ | 0.5 | V | |
| | $1.71 \text{ V} \le \text{V}_{DD} \le 2.7 \text{ V}, \text{I}_{OL} = 1.5 \text{ mA}$ | _ | _ | 0.5 | V | |
| I _{OLT} | Output low current total for all ports | _ | _ | 100 | mA | |
| I _{IN} | Input leakage current (per pin) for full temperature range | | | | | |
| | All pins other than high drive port pins | _ | 0.002 | 0.5 | μA | 1, 2 |
| | High drive port pins | _ | 0.004 | 0.5 | μΑ | |
| I _{IN} | Input leakage current (total all pins) for full temperature range | _ | _ | 1.0 | μΑ | 2 |
| R _{PU} | Internal pullup resistors | 20 | _ | 50 | kΩ | 3 |
| R _{PD} | Internal pulldown resistors | 20 | _ | 50 | kΩ | 4 |

^{1.} PTB0, PTB1, PTC3, PTC4, PTD4, PTD5, PTD6, and PTD7 I/O have both high drive and normal drive capability selected by the associated PTx_PCRn[DSE] control bit. All other GPIOs are normal drive only.

2.2.4 Power mode transition operating behaviors

All specifications except t_{POR} , and VLLSx \rightarrow RUN recovery times in the following table assume this clock configuration:

- CPU and system clocks = 80 MHz
- Bus clock = 40 MHz
- FlexBus clock = 20 MHz
- Flash clock = 20 MHz
- MCG mode: FEI

^{2.} Measured at VDD=3.6V

^{3.} Measured at V_{DD} supply voltage = V_{DD} min and Vinput = V_{SS}

^{4.} Measured at V_{DD} supply voltage = V_{DD} min and V_{DD} in a Vinput = V_{DD}

Table 5. Power mode transition operating behaviors

| Symbol | Description | Min. | Тур. | Max. | Unit | Notes |
|------------------|---|------|------|------|------|-------|
| t _{POR} | After a POR event, amount of time from the point V _{DD} reaches 1.71 V to execution of the first instruction across the operating temperature range of the chip. | _ | _ | 300 | μs | 1 |
| | • VLLS0 → RUN | _ | _ | 140 | μs | |
| | • VLLS1 → RUN | _ | _ | 140 | μs | |
| | • VLLS2 → RUN | _ | _ | 80 | μs | |
| | • VLLS3 → RUN | _ | _ | 80 | μs | |
| | • LLS2 → RUN | _ | _ | 6 | μs | |
| | • LLS3 → RUN | _ | _ | 6 | μs | |
| | • VLPS → RUN | _ | _ | 5.7 | μs | |
| | • STOP → RUN | _ | _ | 5.7 | μs | |

Normal boot (FTFA_OPT[LPBOOT]=1)

2.2.5 Power consumption operating behaviors

The current parameters in the table below are derived from code executing a while(1) loop from flash, unless otherwise noted.

The IDD typical values represent the statistical mean at 25°C, and the IDD maximum values for RUN, WAIT, VLPR, and VLPW represent data collected at 125°C junction temperature unless otherwise noted. The maximum values represent characterized results equivalent to the mean plus three times the standard deviation (mean + 3 sigma).

Table 6. Power consumption operating behaviors

| Symbol | Description | Min. | Тур. | Max. | Unit | Notes |
|------------------|--|------|------|----------|------|-------|
| I _{DDA} | Analog supply current | | _ | See note | mA | 1 |
| _ | High Speed Run mode current - all peripheral clocks disabled, CoreMark benchmark code executing from flash | | | | | |

Table 6. Power consumption operating behaviors (continued)

| Symbol | Description | Min. | Тур. | Max. | Unit | Notes |
|-----------------------|---|------|-------|-------|------|---------|
| | @ 1.8V | _ | 28.0 | 29.33 | mA | 2, 3, 4 |
| | @ 3.0V | _ | 28.0 | 29.33 | mA | |
| I _{DD_HSRUN} | High Speed Run mode current - all peripheral clocks disabled, code executing from flash | | | | | |
| | @ 1.8V | _ | 25.6 | 26.93 | mA | 2 |
| | @ 3.0V | _ | 25.7 | 27.03 | mA | |
| I _{DD_HSRUN} | High Speed Run mode current — all peripheral clocks enabled, code executing from flash | | | | | |
| | @ 1.8V | _ | 35.5 | 36.83 | mA | 5 |
| | @ 3.0V | _ | 35.6 | 36.93 | mA | |
| I _{DD_RUN} | Run mode current in Compute operation — CoreMark benchmark code executing from flash | | | | | |
| | @ 1.8V | _ | 17.5 | 18.83 | mA | 3, 4, 6 |
| | @ 3.0V | | 17.5 | 18.83 | mA | |
| I _{DD_RUN} | Run mode current in Compute operation — code executing from flash | | | | | |
| | @ 1.8V | _ | 15.10 | 17.10 | mA | 6 |
| | @ 3.0V | _ | 15.10 | 17.33 | mA | |
| I _{DD_RUN} | Run mode current — all peripheral clocks disabled, code executing from flash | | | | | |
| | @ 1.8V | _ | 16.6 | 17.93 | mA | 7 |
| | @ 3.0V | _ | 16.8 | 18.13 | mA | |
| I _{DD_RUN} | Run mode current — all peripheral clocks enabled, code executing from flash | | | | | |
| | @ 1.8V | _ | 22.8 | 24.13 | mA | 8 |
| | @ 3.0V | | | | | |
| | • @ 25°C | _ | 22.9 | 24.23 | mA | |
| | • @ 70°C | _ | 23.1 | 24.43 | mA | |
| | • @ 85°C | _ | 23.5 | 24.83 | mA | |
| | • @ 105°C | _ | 23.8 | 25.13 | mA | |
| I _{DD_RUN} | Run mode current — Compute operation, code executing from flash | | | | | |
| | @ 1.8V | _ | 15.1 | 16.43 | mA | 9 |
| | @ 3.0V | | | | | |
| | • @ 25°C | _ | 15.1 | 16.43 | mA | |
| | • @ 70°C | _ | 15.4 | 16.73 | mA | |
| | • @ 85°C | _ | 15.6 | 16.93 | mA | |
| | • @ 105°C | _ | 16.0 | 17.33 | mA | |

Table 6. Power consumption operating behaviors (continued)

| Symbol | Description | Min. | Тур. | Max. | Unit | Notes |
|-----------------------|---|------|------|--------|------------|----------|
| I _{DD_WAIT} | Wait mode high frequency current at 3.0 V — all peripheral clocks disabled | _ | 9.3 | 10.63 | mA | 7 |
| I _{DD_WAIT} | Wait mode reduced frequency current at 3.0 V — all peripheral clocks disabled | _ | 5.4 | 6.73 | mA | 10 |
| I _{DD_VLPR} | Very-low-power run mode current in Compute operation — CoreMark benchmark code executing from flash | | | | | |
| | @ 1.8V | _ | 0.88 | 1.02 | mA | 3, 4, 11 |
| | @ 3.0V | _ | 0.89 | 1.03 | mA | |
| I _{DD_VLPR} | Very-low-power run mode current in Compute operation, code executing from flash | | | | | |
| | @ 1.8V | _ | 0.62 | 0.77 | mA | 11 |
| | @ 3.0V | _ | 0.63 | 0.77 | mA | |
| I _{DD_VLPR} | Very-low-power run mode current at 3.0 V — all peripheral clocks disabled | _ | 0.76 | 0.90 | mA | 12 |
| I _{DD_VLPR} | Very-low-power run mode current at 3.0 V — all peripheral clocks enabled | _ | 1.2 | 1.34 | mA | 13 |
| I _{DD_VLPW} | Very-low-power wait mode current at 3.0 V — all peripheral clocks disabled | _ | 0.45 | 0.59 | mA | 14 |
| I _{DD_STOP} | Stop mode current at 3.0 V | | | | | |
| | @ -40°C to 25°C | _ | 0.28 | 0.37 | mA | |
| | @ 70°C | _ | 0.34 | 0.51 | mA | |
| | @ 85°C | _ | 0.38 | 0.55 | mA | |
| | @ 105°C | _ | 0.50 | 0.80 | mA | |
| I _{DD_VLPS} | Very-low-power stop mode current at 3.0 V | | | | | |
| | @ -40°C to 25°C | _ | 8.7 | 18.10 | μΑ | |
| | @ 70°C | | 31.1 | 79.55 | μA | |
| | @ 85°C | _ | 50.3 | 110.15 | μA | |
| | @ 105°C | _ | 98.6 | 238.30 | μA | |
| I _{DD_LLS3} | Low leakage stop mode 3 current at 3.0 V | | | | | |
| | @ -40°C to 25°C | _ | 3.8 | 5.65 | μA | |
| | @ 70°C | _ | 12.5 | 28.75 | μA | |
| | @ 85°C | _ | 20.2 | 47.60 | μA | |
| | @ 105°C | _ | 39.5 | 91.25 | μA | |
| I _{DD_LLS2} | Low leakage stop mode 2 current at 3.0 V | | | | | |
| 22_2202 | @ -40°C to 25°C | | 3.0 | 4.10 | μΑ | |
| | @ 70°C | _ | 7.8 | 16.40 | μ A | |
| | @ 85°C | | 12.3 | 30.15 | μA | |
| | @ 105°C | | 23.6 | 55.30 | μA | |
| I _{DD_VLLS3} | Very low-leakage stop mode 3 current at 3.0 V | | | | • | |
| · PP VLLOS | , | | | 1 | I | 1 |

Table 6. Power consumption operating behaviors (continued)

| Symbol | Description | Min. | Тур. | Max. | Unit | Notes |
|-----------------------|--|------|------|-------|------|-------|
| | @ 70°C | _ | 9.5 | 21.25 | μΑ | |
| | @ 85°C | _ | 15.3 | 34.65 | μA | |
| | @ 105°C | _ | 30.1 | 66.05 | μΑ | |
| I _{DD_VLLS2} | Very low-leakage stop mode 2 current at 3.0 V | | | | | |
| | @ -40°C to 25°C | _ | 1.9 | 2.45 | μA | |
| | @ 70°C | _ | 4.5 | 8.50 | μA | |
| | @ 85°C | _ | 6.8 | 12.15 | μA | |
| | @ 105°C | _ | 13.0 | 25.50 | μA | |
| I _{DD_VLLS1} | Very low-leakage stop mode 1 current at 3.0 V | | | | | |
| | @ -40°C to 25°C | _ | 0.73 | 1.42 | μΑ | |
| | @ 70°C | _ | 1.8 | 3.90 | μA | |
| | @ 85°C | _ | 3.0 | 5.25 | μA | |
| | @ 105°C | _ | 5.9 | 10.80 | μA | |
| I _{DD_VLLS0} | Very low-leakage stop mode 0 current at 3.0 V with POR detect circuit enabled | | | | | |
| | @ -40°C to 25°C | _ | 0.43 | 0.55 | μΑ | |
| | @ 70°C | _ | 1.4 | 2.45 | μA | |
| | @ 85°C | _ | 2.6 | 4.00 | μA | |
| | @ 105°C | _ | 5.4 | 9.30 | μA | |
| I _{DD_VLLS0} | Very low-leakage stop mode 0 current at 3.0 V with POR detect circuit disabled | | | | | |
| | @ -40°C to 25°C | _ | 0.14 | 0.24 | μA | |
| | @ 70°C | _ | 1.1 | 2.15 | μA | |
| | @ 85°C | _ | 2.3 | 3.85 | μA | |
| | @ 105°C | _ | 5.1 | 9.00 | μA | |
| I _{DD_VBAT} | Average current with RTC and 32kHz disabled at 3.0 V | | | | | |
| | @ -40°C to 25°C | _ | 0.18 | 0.21 | μA | |
| | @ 70°C | _ | 0.66 | 0.86 | μA | |
| | @ 85°C | _ | 1.52 | 2.24 | μA | |
| | @ 105°C | _ | 2.92 | 4.30 | μA | |
| I _{DD_VBAT} | Average current when CPU is not accessing RTC registers | | | | | |
| | @ 1.8V | | | | | |
| | • @ -40°C to 25°C | _ | 0.59 | 0.70 | μΑ | 15 |
| | • @ 70°C | _ | 1.00 | 1.3 | μΑ | |
| | • @ 85°C | _ | 1.76 | 2.59 | μA | |
| | • @ 105°C | _ | 3.00 | 4.42 | μA | |
| | @ 3.0V | | | | · | |

| Table 6. Power consumption operating behaviors (continued) |
|--|
|--|

| Symbol | Description | Min. | Тур. | Max. | Unit | Notes |
|--------|-------------------|------|------|------|------|-------|
| | • @ -40°C to 25°C | _ | 0.71 | 0.84 | μΑ | |
| | • @ 70°C | _ | 1.22 | 1.59 | μΑ | |
| | • @ 85°C | _ | 2.08 | 3.06 | μΑ | |
| | • @ 105°C | _ | 3.50 | 5.15 | μΑ | |

- 1. The analog supply current is the sum of the active or disabled current for each of the analog modules on the device. See each module's specification for its supply current.
- 120MHz core and system clock, 60MHz bus clock, 24MHz FlexBus clock, and 24MHz flash clock. MCG configured for PEE mode. All peripheral clocks disabled.
- 3. Cache on and prefetch on, low compiler optimization.
- 4. Coremark benchmark compiled using IAR 7.2 with optimization level low.
- 120MHz core and system clock, 60MHz bus clock, 24MHz FlexBus clock, and 24MHz flash clock. MCG configured for PEE mode. All peripheral clocks enabled.
- 80 MHz core and system clock, 40 MHz bus clock, and 26.67 MHz flash clock. MCG configured for PEE mode. Compute operation.
- 7. 80MHz core and system clock, 40MHz bus clock, 20MHz FlexBus clock, and 26.67MHz flash clock. MCG configured for FEI mode. All peripheral clocks disabled.
- 8. 80MHz core and system clock, 40MHz bus clock, 20MHz FlexBus clock, and 26.67MHz flash clock. MCG configured for FEI mode. All peripheral clocks enabled.
- 9. 80MHz core and system clock, 40MHz bus clock, and 26.67MHz flash clock. MCG configured for FEI mode. Compute operation.
- 10. 25MHz core and system clock, 25MHz bus clock, and 25MHz FlexBus and flash clock. MCG configured for FEI mode.
- 11. 4 MHz core, system, FlexBus, and bus clock and 1MHz flash clock. MCG configured for BLPE mode. Compute operation. Code executing from flash.
- 12. 4 MHz core, system, FlexBus, and bus clock and 1MHz flash clock. MCG configured for BLPE mode. All peripheral clocks disabled. Code executing from flash.
- 13. 4 MHz core, system, FlexBus, and bus clock and 1MHz flash clock. MCG configured for BLPE mode. All peripheral clocks enabled but peripherals are not in active operation. Code executing from flash.
- 14. 4 MHz core, system, FlexBus, and bus clock and 1MHz flash clock. MCG configured for BLPE mode. All peripheral clocks disabled.
- 15. Includes 32kHz oscillator current and RTC operation.

2.2.5.1 Diagram: Typical IDD_RUN operating behavior

The following data was measured under these conditions:

- MCG in FBE mode for 50 MHz and lower frequencies. MCG in FEE mode at frequencies between 50 MHz and 100MHz. MCG in PEE mode at frequencies greater than 100 MHz.
- USB regulator disabled
- No GPIOs toggled
- Code execution from flash with cache enabled
- For the ALLOFF curve, all peripheral clocks are disabled except FTFA




Figure 3. Run mode supply current vs. core frequency




Figure 4. VLPR mode supply current vs. core frequency

2.2.6 EMC radiated emissions operating behaviors

Table 7. EMC radiated emissions operating behaviors for 64 LQFP package

| Parame ter | Conditions | Clocks | Frequency range | Level (Typ.) | Unit | Notes |
|------------------|--|--------------------------|------------------|-----------------|------|---------|
| V _{EME} | Device configuration, test | FSYS = 120 MHz | 150 kHz-50 MHz | 14 | dBuV | 1, 2, 3 |
| | conditions and EM testing per standard IEC | FBUS = 60 MHz | 50 MHz-150 MHz | 23 | | |
| | 61967-2. | External crystal = 8 MHz | 150 MHz-500 MHz | 23 | | |
| | Supply voltages: | | 500 MHz-1000 MHz | 9 | | |
| | • VREGIN (USB) = 5.0 V • VDD = 3.3 V | | IEC level | L | | 4 |
| | Temp = 25°C | | | | | |

^{1.} Measurements were made per IEC 61967-2 while the device was running typical application code.

^{2.} Measurements were performed on the 64LQFP device, MK22FN512VLH12.

- 3. The reported emission level is the value of the maximum measured emission, rounded up to the next whole number, from among the measured orientations in each frequency range.
- 4. IEC Level Maximums: $M \le 18dBmV$, $L \le 24dBmV$, $K \le 30dBmV$, $I \le 36dBmV$, $K \le 18dBmV$.

2.2.7 Designing with radiated emissions in mind

To find application notes that provide guidance on designing your system to minimize interference from radiated emissions:

- 1. Go to www.freescale.com.
- 2. Perform a keyword search for "EMC design."

2.2.8 Capacitance attributes

Table 8. Capacitance attributes

| Symbol | Description | Min. | Max. | Unit |
|-------------------|---------------------------------|------|------|------|
| C _{IN_A} | Input capacitance: analog pins | _ | 7 | pF |
| C _{IN_D} | Input capacitance: digital pins | _ | 7 | pF |

2.3 Switching specifications

2.3.1 Device clock specifications

Table 9. Device clock specifications

| Symbol | Description | Min. | Max. | Unit | Notes | | |
|----------------------|--|------|-------|------|-------|--|--|
| | High Speed run mo | ode | | • | | | |
| f _{SYS} | System and core clock | _ | 120 | MHz | | | |
| f _{BUS} | Bus clock | _ | 60 | MHz | | | |
| | Normal run mode (and High Speed run mode unless otherwise specified above) | | | | | | |
| f _{SYS} | System and core clock | _ | 80 | MHz | | | |
| f _{SYS_USB} | System and core clock when Full Speed USB in operation | 20 | _ | MHz | | | |
| f _{BUS} | Bus clock | _ | 50 | MHz | | | |
| FB_CLK | FlexBus clock | _ | 30 | MHz | | | |
| f _{FLASH} | Flash clock | _ | 26.67 | MHz | | | |
| f _{LPTMR} | LPTMR clock | _ | 25 | MHz | | | |
| | VLPR mode ¹ | | | | | | |

Table 9. Device clock specifications (continued)

| Symbol | Description | Min. | Max. | Unit | Notes |
|--------------------------|--------------------------------|------|------|------|-------|
| f _{SYS} | System and core clock | _ | 4 | MHz | |
| f _{BUS} | Bus clock | _ | 4 | MHz | |
| FB_CLK | FlexBus clock | _ | 4 | MHz | |
| f _{FLASH} | Flash clock | _ | 1 | MHz | |
| f _{ERCLK} | External reference clock | _ | 16 | MHz | |
| f _{LPTMR_pin} | LPTMR clock | _ | 25 | MHz | |
| f _{LPTMR_ERCLK} | LPTMR external reference clock | _ | 16 | MHz | |
| f _{I2S_MCLK} | I2S master clock | _ | 12.5 | MHz | |
| f _{I2S_BCLK} | I2S bit clock | _ | 4 | MHz | |

^{1.} The frequency limitations in VLPR mode here override any frequency specification listed in the timing specification for any other module.

2.3.2 General switching specifications

These general purpose specifications apply to all signals configured for GPIO, UART, and timers.

Table 10. General switching specifications

| Symbol | Description | Min. | Max. | Unit | Notes |
|--------|--|------|------|------------------|-------|
| | GPIO pin interrupt pulse width (digital glitch filter disabled) — Synchronous path | 1.5 | _ | Bus clock cycles | 1, 2 |
| | External RESET and NMI pin interrupt pulse width — Asynchronous path | 100 | _ | ns | 3 |
| | GPIO pin interrupt pulse width (digital glitch filter disabled, passive filter disabled) — Asynchronous path | 50 | _ | ns | 4 |
| | Mode select (EZP_CS) hold time after reset deassertion | 2 | _ | Bus clock cycles | |
| | Port rise and fall time | | | | 5 |
| | Slew disabled | _ | | | |
| | • 1.71 ≤ V _{DD} ≤ 2.7V | _ | 10 | ns | |
| | • $2.7 \le V_{DD} \le 3.6V$ | | 5 | ns | |
| | Slew enabled | _ | | | |
| | • 1.71 ≤ V _{DD} ≤ 2.7V | _ | 30 | ns | |
| | • 2.7 ≤ V _{DD} ≤ 3.6V | | 16 | ns | |

^{1.} This is the minimum pulse width that is guaranteed to pass through the pin synchronization circuitry. Shorter pulses may or may not be recognized. In Stop, VLPS, LLS, and VLLSx modes, the synchronizer is bypassed so shorter pulses can be recognized in that case.

- 2. The greater of synchronous and asynchronous timing must be met.
- 3. These pins have a passive filter enabled on the inputs. This is the shortest pulse width that is guaranteed to be recognized.
- 4. These pins do not have a passive filter on the inputs. This is the shortest pulse width that is guaranteed to be recognized.
- 5. 25 pF load

2.4 Thermal specifications

2.4.1 Thermal operating requirements

Table 11. Thermal operating requirements

| Symbol | Description | Min. | Max. | Unit | Notes |
|----------------|--------------------------|------|------|------|-------|
| T _J | Die junction temperature | -40 | 125 | °C | |
| T _A | Ambient temperature | -40 | 105 | °C | 1 |

1. Maximum T_A can be exceeded only if the user ensures that T_J does not exceed maximum T_J . The simplest method to determine T_J is: $T_J = T_A + \Theta_{JA} X$ chip power dissipation.

2.4.2 Thermal attributes

| Board type | Symbol | Descripti on | 121 XFBGA | 100 LQFP | 64 LQFP | 64 MAPBGA | Unit | Notes |
|-----------------------|-------------------|---|--------------|----------|---------|--------------|------|-------|
| Single- layer (1s) | $R_{\theta JA}$ | Thermal resistance, junction to ambient (natural convection) | 44.4 | 61 | 67 | 95.7 | °C/W | 1 |
| Four-layer (2s2p) | R _{eJA} | Thermal resistance, junction to ambient (natural convection) | 27.0 | 48 | 48 | 48.8 | °C/W | 2 |
| Single- layer (1s) | R _{eJMA} | Thermal resistance, junction to ambient (200 ft./ min. air speed) | 37.2 | 51 | 55 | 74.4 | °C/W | 3 |
| Four-layer (2s2p) | R _{0JMA} | Thermal resistance, junction to | 23.7 | 42 | 42 | 44.0 | °C/W | 3 |

| Board type | Symbol | Descripti on | 121 XFBGA | 100 LQFP | 64 LQFP | 64 MAPBGA | Unit | Notes |
|---------------|------------------|--|--------------|----------|---------|--------------|------|-------|
| | | ambient (200 ft./ min. air speed) | | | | | | |
| _ | R _{0JB} | Thermal resistance, junction to board | 23.5 | 34 | 31 | 30.3 | °C/W | 4 |
| _ | R _{eJC} | Thermal resistance, junction to case | 17.4 | 16 | 16 | 28.0 | °C/W | 5 |
| | $\Psi_{ m JT}$ | Thermal characteriz ation parameter, junction to package top outside center (natural convection) | 0.2 | 3 | 3 | 1.0 | °C/W | 6 |

- 1. Determined according to JEDEC Standard JESD51-2, *Integrated Circuits Thermal Test Method Environmental Conditions—Natural Convection (Still Air)* with the single layer board horizontal. Board meets JESD51-9 specification.
- 2. Determined according to JEDEC Standard JESD51-2, Integrated Circuits Thermal Test Method Environmental Conditions—Natural Convection (Still Air).
- 3. Determined according to JEDEC Standard JESD51-6, Integrated Circuits Thermal Test Method Environmental Conditions—Forced Convection (Moving Air) with the board horizontal.
- 4. Determined according to JEDEC Standard JESD51-8, *Integrated Circuit Thermal Test Method Environmental Conditions—Junction-to-Board*.
- 5. Thermal resistance between the die and the case top surface as measured by the cold plate method (MIL SPEC-883 Method 1012.1).
- 6. Thermal characterization parameter indicating the temperature difference between package top and the junction temperature per JEDEC JESD51-2.

3 Peripheral operating requirements and behaviors

3.1 Core modules

3.1.1 SWD electricals

Table 12. SWD full voltage range electricals

| Symbol | Description | Min. | Max. | Unit |
|--------|---|------|------|------|
| | Operating voltage | 1.71 | 3.6 | V |
| S1 | SWD_CLK frequency of operation | | | |
| | Serial wire debug | 0 | 33 | MHz |
| S2 | SWD_CLK cycle period | 1/S1 | _ | ns |
| S3 | SWD_CLK clock pulse width | | | |
| | Serial wire debug | 15 | _ | ns |
| S4 | SWD_CLK rise and fall times | _ | 3 | ns |
| S9 | SWD_DIO input data setup time to SWD_CLK rise | 8 | _ | ns |
| S10 | SWD_DIO input data hold time after SWD_CLK rise | 1.4 | _ | ns |
| S11 | SWD_CLK high to SWD_DIO data valid | _ | 25 | ns |
| S12 | SWD_CLK high to SWD_DIO high-Z | 5 | _ | ns |




Figure 5. Serial wire clock input timing




Figure 6. Serial wire data timing

3.1.2 JTAG electricals

Table 13. JTAG limited voltage range electricals

| Symbol | Description | Min. | Max. | Unit |
|--------|--|------|------|------|
| | Operating voltage | 2.7 | 3.6 | V |
| J1 | TCLK frequency of operation | | | MHz |
| | Boundary Scan | 0 | 10 | |
| | JTAG and CJTAG | 0 | 20 | |
| J2 | TCLK cycle period | 1/J1 | _ | ns |
| J3 | TCLK clock pulse width | | | |
| | Boundary Scan | 50 | _ | ns |
| | JTAG and CJTAG | 25 | _ | ns |
| J4 | TCLK rise and fall times | _ | 3 | ns |
| J5 | Boundary scan input data setup time to TCLK rise | 20 | _ | ns |
| J6 | Boundary scan input data hold time after TCLK rise | 1 | _ | ns |
| J7 | TCLK low to boundary scan output data valid | _ | 25 | ns |
| J8 | TCLK low to boundary scan output high-Z | _ | 25 | ns |
| J9 | TMS, TDI input data setup time to TCLK rise | 8 | _ | ns |

Table 13. JTAG limited voltage range electricals (continued)

| Symbol | Description | Min. | Max. | Unit |
|--------|---|------|------|------|
| J10 | TMS, TDI input data hold time after TCLK rise | 1 | _ | ns |
| J11 | TCLK low to TDO data valid | _ | 19 | ns |
| J12 | TCLK low to TDO high-Z | _ | 19 | ns |
| J13 | TRST assert time | 100 | _ | ns |
| J14 | TRST setup time (negation) to TCLK high | 8 | _ | ns |

Table 14. JTAG full voltage range electricals

| Symbol | Description | Min. | Max. | Unit |
|--------|--|------|------|------|
| | Operating voltage | 1.71 | 3.6 | V |
| J1 | TCLK frequency of operation | | | MHz |
| | Boundary Scan | 0 | 10 | |
| | JTAG and CJTAG | 0 | 15 | |
| J2 | TCLK cycle period | 1/J1 | _ | ns |
| J3 | TCLK clock pulse width | | | |
| | Boundary Scan | 50 | _ | ns |
| | JTAG and CJTAG | 33 | _ | ns |
| J4 | TCLK rise and fall times | _ | 3 | ns |
| J5 | Boundary scan input data setup time to TCLK rise | 20 | _ | ns |
| J6 | Boundary scan input data hold time after TCLK rise | 1.4 | _ | ns |
| J7 | TCLK low to boundary scan output data valid | _ | 27 | ns |
| J8 | TCLK low to boundary scan output high-Z | _ | 27 | ns |
| J9 | TMS, TDI input data setup time to TCLK rise | 8 | _ | ns |
| J10 | TMS, TDI input data hold time after TCLK rise | 1.4 | _ | ns |
| J11 | TCLK low to TDO data valid | _ | 26.2 | ns |
| J12 | TCLK low to TDO high-Z | _ | 26.2 | ns |
| J13 | TRST assert time | 100 | _ | ns |
| J14 | TRST setup time (negation) to TCLK high | 8 | _ | ns |




Figure 7. Test clock input timing




Figure 8. Boundary scan (JTAG) timing




Figure 9. Test Access Port timing




Figure 10. TRST timing

3.2 System modules

There are no specifications necessary for the device's system modules.

3.3 Clock modules

3.3.1 MCG specifications

Table 15. MCG specifications

| Symbol | Description | Min. | Тур. | Max. | Unit | Notes |
|-------------------------|--|-------|-----------|---------|-----------------------|-------|
| f _{ints_ft} | Internal reference frequency (slow clock) — factory trimmed at nominal VDD and 25 °C | _ | 32.768 | _ | kHz | |
| Δf _{ints_t} | Total deviation of internal reference frequency (slow clock) over voltage and temperature | _ | +0.5/-0.7 | ± 2 | % | |
| f _{ints_t} | Internal reference frequency (slow clock) — user trimmed | 31.25 | _ | 39.0625 | kHz | |
| $\Delta_{fdco_res_t}$ | Resolution of trimmed average DCO output frequency at fixed voltage and temperature — using SCTRIM and SCFTRIM | _ | ± 0.3 | ± 0.6 | %f _{dco} | 1 |
| Δf _{dco_t} | Total deviation of trimmed average DCO output frequency over voltage and temperature | _ | +0.5/-0.7 | ± 2 | %f _{dco} | 1, 2 |
| Δf _{dco_t} | Total deviation of trimmed average DCO output frequency over fixed voltage and temperature range of 0–70°C | _ | ± 0.3 | ± 1.5 | %f _{dco} | 1 |
| f _{intf_ft} | Internal reference frequency (fast clock) — factory trimmed at nominal VDD and 25°C | _ | 4 | _ | MHz | |
| Δf _{intf_ft} | Frequency deviation of internal reference clock (fast clock) over temperature and voltage — factory trimmed at nominal VDD and 25 °C | _ | +1/-2 | ± 5 | %f _{intf_ft} | |
| f _{intf_t} | Internal reference frequency (fast clock) — user trimmed at nominal VDD and 25 °C | 3 | _ | 5 | MHz | |

Table 15. MCG specifications (continued)

| Symbol | Description | | Min. | Тур. | Max. | Unit | Notes |
|---------------------------|--|---|---------------------------------|-------|---------|---------|-------|
| f _{loc_low} | Loss of external o | lock minimum frequency — | (3/5) x f _{ints_t} | _ | _ | kHz | |
| f _{loc_high} | Loss of external of RANGE = 01, 10, | lock minimum frequency — or 11 | (16/5) x f _{ints_t} | _ | _ | kHz | |
| | , _ , | | | | | | |
| f _{fII_ref} | FLL reference free | | 31.25 | | 39.0625 | kHz | |
| f _{dco} | DCO output | Low range (DRS=00) | 20 | 20.97 | 25 | MHz | 3, 4 |
| | frequency range | $640 \times f_{\text{fil_ref}}$ | 20 | 20.91 | 25 | IVII IZ | 3, 4 |
| | | Mid range (DRS=01) | 40 | 41.94 | 50 | MHz | 1 |
| | | 1280 × f _{fll ref} | | | | | |
| | | Mid-high range (DRS=10) | 60 | 62.91 | 75 | MHz | † |
| | | 1920 × f _{fll ref} | | 02.0 | | | |
| | | High range (DRS=11) | 80 | 83.89 | 100 | MHz | - |
| | | | 00 | 03.09 | 100 | IVIITZ | |
| | | 2560 × f _{fll_ref} | | | | | |
| f _{dco_t_DMX3} 2 | DCO output frequency | Low range (DRS=00) | _ | 23.99 | _ | MHz | 5, 6 |
| | lifequency | 732 × f _{fll_ref} | | | | | |
| | | Mid range (DRS=01) | _ | 47.97 | _ | MHz | |
| | | $1464 \times f_{fll_ref}$ | | | | | |
| | | Mid-high range (DRS=10) | _ | 71.99 | _ | MHz | 1 |
| | | 2197 × f _{fll_ref} | | | | | |
| | | High range (DRS=11) | _ | 95.98 | _ | MHz | 1 |
| | | $2929 \times f_{fll_ref}$ | | | | | |
| J _{cyc_fll} | FLL period jitter | | _ | _ | | ps | |
| | • f _{VCO} = 48 M | lHz | | 180 | | | |
| | • f _{VCO} = 98 M | 1Hz | _ | 150 | _ | | |
| t _{fll_acquire} | FLL target fregue | ncy acquisition time | _ | | 1 | ms | 7 |
| iii_acquire | 3-1-4 | | L LL | | | | |
| f _{vco} | VCO operating fre | | 48.0 | | 120 | MHz | |
| I _{pll} | PLL operating cur • PLL @ 96 M | | _ | 1060 | _ | μА | 8 |
| I _{pll} | PLL operating cur • PLL @ 48 M = 2 MHz, VI | rrent MHz (f _{osc_hi_1} = 8 MHz, f _{pll_ref} DIV multiplier = 24) | _ | 600 | _ | μΑ | 8 |
| f _{pll_ref} | PLL reference fre | | 2.0 | | 4.0 | MHz | |
| J _{cyc_pll} | PLL period jitter (I | | | 400 | | | 9 |
| - cyc_pii | • f _{vco} = 48 MH | • | - | 120 | - | ps | |
| | • f _{vco} = 100 M | | _ | 75 | _ | ps | |
| | | jitter over 1µs (RMS) | | | | | |

Table 15. MCG specifications (continued)

| Symbol | Description | Min. | Тур. | Max. | Unit | Notes |
|-----------------------|--------------------------------|--------|------|---|------|-------|
| | • f _{vco} = 48 MHz | _ | 1350 | _ | ps | |
| | • f _{vco} = 100 MHz | _ | 600 | _ | ps | |
| D _{lock} | Lock entry frequency tolerance | ± 1.49 | _ | ± 2.98 | % | |
| D _{unl} | Lock exit frequency tolerance | ± 4.47 | _ | ± 5.97 | % | |
| t _{pll_lock} | Lock detector detection time | _ | _ | 150 × 10 ⁻⁶ + 1075(1/ f _{pll_ref}) | S | 10 |

- 1. This parameter is measured with the internal reference (slow clock) being used as a reference to the FLL (FEI clock mode).
- 2. 2.0 V <= VDD <= 3.6 V.
- 3. These typical values listed are with the slow internal reference clock (FEI) using factory trim and DMX32=0.
- The resulting system clock frequencies should not exceed their maximum specified values. The DCO frequency deviation (Δf_{dco_t}) over voltage and temperature should be considered.
- 5. These typical values listed are with the slow internal reference clock (FEI) using factory trim and DMX32=1.
- 6. The resulting clock frequency must not exceed the maximum specified clock frequency of the device.
- 7. This specification applies to any time the FLL reference source or reference divider is changed, trim value is changed, DMX32 bit is changed, DRS bits are changed, or changing from FLL disabled (BLPE, BLPI) to FLL enabled (FEI, FEE, FBE, FBI). If a crystal/resonator is being used as the reference, this specification assumes it is already running.
- 8. Excludes any oscillator currents that are also consuming power while PLL is in operation.
- 9. This specification was obtained using a Freescale developed PCB. PLL jitter is dependent on the noise characteristics of each PCB and results will vary.
- 10. This specification applies to any time the PLL VCO divider or reference divider is changed, or changing from PLL disabled (BLPE, BLPI) to PLL enabled (PBE, PEE). If a crystal/resonator is being used as the reference, this specification assumes it is already running.

3.3.2 IRC48M specifications

Table 16. IRC48M specifications

| Symbol | Description | Min. | Тур. | Max. | Unit | Notes |
|----------------------------|--|------|-------|-------|----------------------|-------|
| V _{DD} | Supply voltage | 1.71 | _ | 3.6 | V | |
| I _{DD48M} | Supply current | _ | 400 | 500 | μΑ | |
| f _{irc48m} | Internal reference frequency | | 48 | _ | MHz | |
| Δf _{irc48m_ol_lv} | Open loop total deviation of IRC48M frequency at low voltage (VDD=1.71V-1.89V) over full temperature | | | | | |
| | Regulator disable (USB_CLK_RECOVER_IRC_EN[REG_EN]=0) | _ | ± 0.5 | ± 1.5 | %f _{irc48m} | |
| | Regulator enable (USB_CLK_RECOVER_IRC_EN[REG_EN]=1) | _ | ± 0.5 | ± 2.0 | | |
| Δf _{irc48m_ol_hv} | Open loop total deviation of IRC48M frequency at high voltage (VDD=1.89V-3.6V) over full temperature | | | | | |

Table 16. IRC48M specifications (continued)

| Symbol | Description | Min. | Тур. | Max. | Unit | Notes |
|----------------------------|---|------|-------|-------|----------------------|-------|
| | Regulator enable (USB_CLK_RECOVER_IRC_EN[REG_EN]=1) | _ | ± 0.5 | ± 1.5 | %f _{irc48m} | |
| Δf _{irc48m_ol_hv} | Open loop total deviation of IRC48M frequency at high voltage (VDD=1.89V-3.6V) over -40°C to 85°C | - | | | | |
| | Regulator enable (USB_CLK_RECOVER_IRC_EN[REG_EN]=1) | _ | ± 0.5 | ± 1.0 | %f _{irc48m} | 1 |
| Δf _{irc48m_cl} | Closed loop total deviation of IRC48M frequency over voltage and temperature | _ | _ | ± 0.1 | %f _{host} | 2 |
| J _{cyc_irc48m} | Period Jitter (RMS) | _ | 35 | 150 | ps | |
| t _{irc48mst} | Startup time | _ | 2 | 3 | μs | 3 |

- 1. The maximum value represents characterized results equivalent to the mean plus or minus three times the standard deviation (mean ± 3 sigma).
- 2. Closed loop operation of the IRC48M is only feasible for USB device operation; it is not usable for USB host operation. It is enabled by configuring for USB Device, selecting IRC48M as USB clock source, and enabling the clock recover function (USB_CLK_RECOVER_IRC_CTRL[CLOCK_RECOVER_EN]=1, USB_CLK_RECOVER_IRC_EN[IRC_EN]=1).
- 3. IRC48M startup time is defined as the time between clock enablement and clock availability for system use. Enable the clock by one of the following settings:
 - USB_CLK_RECOVER_IRC_EN[IRC_EN]=1, or
 - MCG operating in an external clocking mode and MCG_C7[OSCSEL]=10, or
 - SIM_SOPT2[PLLFLLSEL]=11

3.3.3 Oscillator electrical specifications

3.3.3.1 Oscillator DC electrical specifications Table 17. Oscillator DC electrical specifications

| Symbol | Description | Min. | Тур. | Max. | Unit | Notes |
|--------------------|---|------|------|------|------|-------|
| V_{DD} | Supply voltage | 1.71 | _ | 3.6 | V | |
| I _{DDOSC} | Supply current — low-power mode (HGO=0) | | | | | 1 |
| | • 32 kHz | _ | 500 | _ | nA | |
| | • 4 MHz | _ | 200 | _ | μΑ | |
| | • 8 MHz (RANGE=01) | _ | 300 | _ | μΑ | |
| | • 16 MHz | _ | 950 | _ | μΑ | |
| | • 24 MHz | _ | 1.2 | _ | mA | |
| | • 32 MHz | _ | 1.5 | _ | mA | |
| I _{DDOSC} | Supply current — high-gain mode (HGO=1) | | | | | 1 |
| | • 32 kHz | _ | 25 | _ | μA | |
| | • 4 MHz | _ | 400 | _ | μΑ | |

Table 17. Oscillator DC electrical specifications (continued)

| Symbol | Description | Min. | Тур. | Max. | Unit | Notes |
|------------------------------|--|------|-----------------|------|------|-------|
| | • 8 MHz (RANGE=01) | _ | 500 | _ | μΑ | |
| | • 16 MHz | _ | 2.5 | _ | mA | |
| | • 24 MHz | _ | 3 | _ | mA | |
| | • 32 MHz | _ | 4 | _ | mA | |
| C _x | EXTAL load capacitance | _ | _ | _ | | 2, 3 |
| C _y | XTAL load capacitance | _ | _ | _ | | 2, 3 |
| R _F | Feedback resistor — low-frequency, low-power mode (HGO=0) | _ | _ | _ | ΜΩ | 2, 4 |
| | Feedback resistor — low-frequency, high-gain mode (HGO=1) | _ | 10 | _ | ΜΩ | |
| | Feedback resistor — high-frequency, low-power mode (HGO=0) | _ | _ | _ | ΜΩ | |
| | Feedback resistor — high-frequency, high-gain mode (HGO=1) | _ | 1 | _ | ΜΩ | |
| R _S | Series resistor — low-frequency, low-power mode (HGO=0) | _ | _ | _ | kΩ | |
| | Series resistor — low-frequency, high-gain mode (HGO=1) | _ | 200 | _ | kΩ | |
| | Series resistor — high-frequency, low-power mode (HGO=0) | _ | _ | _ | kΩ | |
| | Series resistor — high-frequency, high-gain mode (HGO=1) | | | | | |
| | | _ | 0 | _ | kΩ | |
| V _{pp} ⁵ | Peak-to-peak amplitude of oscillation (oscillator mode) — low-frequency, low-power mode (HGO=0) | _ | 0.6 | _ | V | |
| | Peak-to-peak amplitude of oscillation (oscillator mode) — low-frequency, high-gain mode (HGO=1) | _ | V _{DD} | _ | V | |
| | Peak-to-peak amplitude of oscillation (oscillator mode) — high-frequency, low-power mode (HGO=0) | _ | 0.6 | _ | V | |
| | Peak-to-peak amplitude of oscillation (oscillator mode) — high-frequency, high-gain mode (HGO=1) | _ | V _{DD} | _ | V | |

- 1. V_{DD} =3.3 V, Temperature =25 °C
- 2. See crystal or resonator manufacturer's recommendation
- 3. C_x and C_v can be provided by using either integrated capacitors or external components.
- 4. When low-power mode is selected, R_F is integrated and must not be attached externally.
- 5. The EXTAL and XTAL pins should only be connected to required oscillator components and must not be connected to any other device.

3.3.3.2 Oscillator frequency specifications Table 18. Oscillator frequency specifications

| Symbol | Description | Min. | Тур. | Max. | Unit | Notes |
|-----------------------|---|------|------|------|------|-------|
| f _{osc_lo} | Oscillator crystal or resonator frequency — low-frequency mode (MCG_C2[RANGE]=00) | 32 | _ | 40 | kHz | |
| f _{osc_hi_1} | Oscillator crystal or resonator frequency — high-frequency mode (low range) (MCG_C2[RANGE]=01) | 3 | _ | 8 | MHz | |
| f _{osc_hi_2} | Oscillator crystal or resonator frequency — high frequency mode (high range) (MCG_C2[RANGE]=1x) | 8 | _ | 32 | MHz | |
| f _{ec_extal} | Input clock frequency (external clock mode) | _ | _ | 50 | MHz | 1, 2 |
| t _{dc_extal} | Input clock duty cycle (external clock mode) | 40 | 50 | 60 | % | |
| t _{cst} | Crystal startup time — 32 kHz low-frequency, low-power mode (HGO=0) | _ | 750 | _ | ms | 3, 4 |
| | Crystal startup time — 32 kHz low-frequency, high-gain mode (HGO=1) | _ | 250 | _ | ms | |
| | Crystal startup time — 8 MHz high-frequency (MCG_C2[RANGE]=01), low-power mode (HGO=0) | _ | 0.6 | _ | ms | |
| | Crystal startup time — 8 MHz high-frequency (MCG_C2[RANGE]=01), high-gain mode (HGO=1) | _ | 1 | _ | ms | |

- 1. Other frequency limits may apply when external clock is being used as a reference for the FLL or PLL.
- 2. When transitioning from FEI or FBI to FBE mode, restrict the frequency of the input clock so that, when it is divided by FRDIV, it remains within the limits of the DCO input clock frequency.
- 3. Proper PC board layout procedures must be followed to achieve specifications.
- 4. Crystal startup time is defined as the time between the oscillator being enabled and the OSCINIT bit in the MCG_S register being set.

3.3.4 32 kHz oscillator electrical characteristics

3.3.4.1 32 kHz oscillator DC electrical specifications Table 19. 32kHz oscillator DC electrical specifications

| Symbol | Description | Min. | Тур. | Max. | Unit |
|------------------------------|---|------|------|------|------|
| V _{BAT} | Supply voltage | 1.71 | _ | 3.6 | V |
| R _F | Internal feedback resistor | _ | 100 | _ | ΜΩ |
| C _{para} | Parasitical capacitance of EXTAL32 and XTAL32 | _ | 5 | 7 | pF |
| V _{pp} ¹ | Peak-to-peak amplitude of oscillation | _ | 0.6 | _ | V |

^{1.} When a crystal is being used with the 32 kHz oscillator, the EXTAL32 and XTAL32 pins should only be connected to required oscillator components and must not be connected to any other devices.

3.3.4.2 32 kHz oscillator frequency specifications Table 20. 32 kHz oscillator frequency specifications

| Symbol | Description | Min. | Тур. | Max. | Unit | Notes |
|-------------------------|---|------|--------|------------------|------|-------|
| f _{osc_lo} | Oscillator crystal | _ | 32.768 | _ | kHz | |
| t _{start} | Crystal start-up time | _ | 1000 | _ | ms | 1 |
| f _{ec_extal32} | Externally provided input clock frequency | _ | 32.768 | _ | kHz | 2 |
| V _{ec_extal32} | Externally provided input clock amplitude | 700 | | V _{BAT} | mV | 2, 3 |

- 1. Proper PC board layout procedures must be followed to achieve specifications.
- 2. This specification is for an externally supplied clock driven to EXTAL32 and does not apply to any other clock input. The oscillator remains enabled and XTAL32 must be left unconnected.
- 3. The parameter specified is a peak-to-peak value and V_{IH} and V_{IL} specifications do not apply. The voltage of the applied clock must be within the range of V_{SS} to V_{BAT}.

3.4 Memories and memory interfaces

3.4.1 Flash electrical specifications

This section describes the electrical characteristics of the flash memory module.

3.4.1.1 Flash timing specifications — program and erase

The following specifications represent the amount of time the internal charge pumps are active and do not include command overhead.

Table 21. NVM program/erase timing specifications

| Symbol | Description | Min. | Тур. | Max. | Unit | Notes |
|-----------------------|------------------------------------|------|------|------|------|-------|
| t _{hvpgm4} | Longword Program high-voltage time | _ | 7.5 | 18 | μs | _ |
| t _{hversscr} | Sector Erase high-voltage time | _ | 13 | 113 | ms | 1 |
| t _{hversall} | Erase All high-voltage time | _ | 52 | 452 | ms | 1 |

1. Maximum time based on expectations at cycling end-of-life.

3.4.1.2 Flash timing specifications — commands Table 22. Flash command timing specifications

| Symbol | Description | Min. | Тур. | Max. | Unit | Notes |
|-----------------------|---|------|------|------|------|-------|
| t _{rd1sec2k} | Read 1s Section execution time (flash sector) | _ | | 60 | μs | 1 |

Table 22. Flash command timing specifications (continued)

| Symbol | Description | Min. | Тур. | Max. | Unit | Notes |
|----------------------|---|------|------|------|------|-------|
| t _{pgmchk} | Program Check execution time | _ | _ | 45 | μs | 1 |
| t _{rdrsrc} | Read Resource execution time | _ | _ | 30 | μs | 1 |
| t _{pgm4} | Program Longword execution time | _ | 65 | 145 | μs | _ |
| t _{ersscr} | Erase Flash Sector execution time | _ | 14 | 114 | ms | 2 |
| t _{rd1all} | Read 1s All Blocks execution time | _ | _ | 1.8 | ms | 1 |
| t _{rdonce} | Read Once execution time | _ | _ | 30 | μs | 1 |
| t _{pgmonce} | Program Once execution time | _ | 100 | _ | μs | _ |
| t _{ersall} | Erase All Blocks execution time | _ | 500 | 3000 | ms | 2 |
| t _{vfykey} | Verify Backdoor Access Key execution time | _ | _ | 30 | μs | 1 |

- 1. Assumes 25 MHz flash clock frequency.
- 2. Maximum times for erase parameters based on expectations at cycling end-of-life.

3.4.1.3 Flash high voltage current behaviors Table 23. Flash high voltage current behaviors

| Symbol | Description | Min. | Тур. | Max. | Unit |
|---------------------|---|------|------|------|------|
| I_{DD_PGM} | Average current adder during high voltage flash programming operation | _ | 2.5 | 6.0 | mA |
| I _{DD_ERS} | Average current adder during high voltage flash erase operation | _ | 1.5 | 4.0 | mA |

3.4.1.4 Reliability specifications Table 24. NVM reliability specifications

| Symbol | Description | Min. | Typ. ¹ | Max. | Unit | Notes |
|-------------------------|--|------|-------------------|------|--------|-------|
| Program Flash | | | | | | |
| t _{nvmretp10k} | Data retention after up to 10 K cycles | 5 | 50 | _ | years | _ |
| t _{nvmretp1k} | Data retention after up to 1 K cycles | 20 | 100 | _ | years | _ |
| n _{nvmcycp} | Cycling endurance | 10 K | 50 K | _ | cycles | 2 |

- Typical data retention values are based on measured response accelerated at high temperature and derated to a
 constant 25 °C use profile. Engineering Bulletin EB618 does not apply to this technology. Typical endurance defined in
 Engineering Bulletin EB619.
- 2. Cycling endurance represents number of program/erase cycles at −40 °C ≤ T_i ≤ 125 °C.

3.4.2 EzPort switching specifications

| Table 25. | EzPort switching | specifications |
|-----------|-------------------------|----------------|
|-----------|-------------------------|----------------|

| Num | Description | Min. | Max. | Unit |
|------|--|-------------------------|---------------------|------|
| | Operating voltage | 1.71 | 3.6 | V |
| EP1 | EZP_CK frequency of operation (all commands except READ) | _ | f _{SYS} /2 | MHz |
| EP1a | EZP_CK frequency of operation (READ command) | _ | f _{SYS} /8 | MHz |
| EP2 | EZP_CS negation to next EZP_CS assertion | 2 x t _{EZP_CK} | _ | ns |
| EP3 | EZP_CS input valid to EZP_CK high (setup) | 5 | _ | ns |
| EP4 | EZP_CK high to EZP_CS input invalid (hold) | 5 | _ | ns |
| EP5 | EZP_D input valid to EZP_CK high (setup) | 2 | _ | ns |
| EP6 | EZP_CK high to EZP_D input invalid (hold) | 5 | _ | ns |
| EP7 | EZP_CK low to EZP_Q output valid | _ | 25 | ns |
| EP8 | EZP_CK low to EZP_Q output invalid (hold) | 0 | _ | ns |
| EP9 | EZP_CS negation to EZP_Q tri-state | _ | 12 | ns |




Figure 11. EzPort Timing Diagram

3.4.3 Flexbus switching specifications

All processor bus timings are synchronous; input setup/hold and output delay are given in respect to the rising edge of a reference clock, FB_CLK. The FB_CLK frequency may be the same as the internal system bus frequency or an integer divider of that frequency.

Peripheral operating requirements and behaviors

The following timing numbers indicate when data is latched or driven onto the external bus, relative to the Flexbus output clock (FB_CLK). All other timing relationships can be derived from these values.

Table 26. Flexbus limited voltage range switching specifications

| Num | Description | Min. | Max. | Unit | Notes |
|-----|---|------|------|------|-------|
| | Operating voltage | 2.7 | 3.6 | V | |
| | Frequency of operation | _ | 30 | MHz | |
| FB1 | Clock period | 33.3 | _ | ns | |
| FB2 | Address, data, and control output valid | _ | 15 | ns | |
| FB3 | Address, data, and control output hold | 0.5 | _ | ns | 1 |
| FB4 | Data and FB_TA input setup | 14.5 | _ | ns | |
| FB5 | Data and FB_TA input hold | 0.5 | _ | ns | 2 |

^{1.} Specification is valid for all FB_AD[31:0], FB_BE/BWEn, FB_CSn, FB_OE, FB_R/W,FB_TBST, FB_TSIZ[1:0], FB_ALE, and FB_TS.

Table 27. Flexbus full voltage range switching specifications

| Num | Description | Min. | Max. | Unit | Notes |
|-----|---|------|------|------|-------|
| | Operating voltage | 1.71 | 3.6 | V | |
| | Frequency of operation | _ | 30 | MHz | |
| FB1 | Clock period | 33.3 | _ | ns | |
| FB2 | Address, data, and control output valid | _ | 21.5 | ns | |
| FB3 | Address, data, and control output hold | -1.0 | _ | ns | 1 |
| FB4 | Data and FB_TA input setup | 20.0 | _ | ns | |
| FB5 | Data and FB_TA input hold | 0.5 | _ | ns | 2 |

^{1.} Specification is valid for all FB_AD[31:0], FB_BE/BWEn, FB_CSn, FB_OE, FB_R/W,FB_TBST, FB_TSIZ[1:0], FB_ALE, and FB_TS.

^{2.} Specification is valid for all FB_AD[31:0] and $\overline{\text{FB}_{TA}}$.

^{2.} Specification is valid for all FB_AD[31:0] and FB_TA.




Figure 12. FlexBus read timing diagram




Figure 13. FlexBus write timing diagram

3.5 Security and integrity modules

There are no specifications necessary for the device's security and integrity modules.

3.6 Analog

3.6.1 ADC electrical specifications

The 16-bit accuracy specifications listed in Table 28 and Table 29 are achievable on the differential pins ADCx_DPx, ADCx_DMx.

All other ADC channels meet the 13-bit differential/12-bit single-ended accuracy specifications.

3.6.1.1 16-bit ADC operating conditions Table 28. 16-bit ADC operating conditions

| Symbol | Description | Conditions | Min. | Typ. ¹ | Max. | Unit | Notes |
|-------------------|-------------------------------------|--|-----------|-------------------|------------------|------|-------|
| V_{DDA} | Supply voltage | Absolute | 1.71 | _ | 3.6 | V | |
| ΔV_{DDA} | Supply voltage | Delta to V _{DD} (V _{DD} – V _{DDA}) | -100 | 0 | +100 | mV | 2 |
| ΔV_{SSA} | Ground voltage | Delta to V _{SS} (V _{SS} – V _{SSA}) | -100 | 0 | +100 | mV | 2 |
| V _{REFH} | ADC reference voltage high | | 1.13 | V_{DDA} | V_{DDA} | V | |
| V _{REFL} | ADC reference voltage low | | V_{SSA} | V _{SSA} | V _{SSA} | V | |
| V _{ADIN} | Input voltage | 16-bit differential mode | VREFL | _ | 31/32 * VREFH | V | |
| | | All other modes | VREFL | _ | VREFH | | |
| C _{ADIN} | Input | 16-bit mode | _ | 8 | 10 | pF | |
| | capacitance | 8-bit / 10-bit / 12-bit modes | _ | 4 | 5 | | |
| R _{ADIN} | Input series resistance | | _ | 2 | 5 | kΩ | |
| R _{AS} | Analog source resistance (external) | 13-bit / 12-bit modes f _{ADCK} < 4 MHz | _ | _ | 5 | kΩ | 3 |
| f _{ADCK} | ADC conversion clock frequency | ≤ 13-bit mode | 1.0 | _ | 24.0 | MHz | 4 |
| f _{ADCK} | ADC conversion clock frequency | 16-bit mode | 2.0 | _ | 12.0 | MHz | 4 |
| C _{rate} | ADC conversion | ≤ 13-bit modes | | | | | 5 |
| | rate | No ADC hardware averaging | 20 | _ | 1200 | Ksps | |
| | | Continuous conversions enabled, subsequent conversion time | | | | | |
| C _{rate} | ADC conversion | 16-bit mode | | | | | 5 |
| | rate | No ADC hardware averaging | 37 | _ | 461 | Ksps | |

Table 28. 16-bit ADC operating conditions

| Symbol | Description | Conditions | Min. | Typ. ¹ | Max. | Unit | Notes |
|--------|-------------|--|------|-------------------|------|------|-------|
| | | Continuous conversions enabled, subsequent conversion time | | | | | |

- 1. Typical values assume V_{DDA} = 3.0 V, Temp = 25 °C, f_{ADCK} = 1.0 MHz, unless otherwise stated. Typical values are for reference only, and are not tested in production.
- 2. DC potential difference.
- 3. This resistance is external to MCU. To achieve the best results, the analog source resistance must be kept as low as possible. The results in this data sheet were derived from a system that had < 8 Ω analog source resistance. The R_{AS}/C_{AS} time constant should be kept to < 1 ns.
- 4. To use the maximum ADC conversion clock frequency, CFG2[ADHSC] must be set and CFG1[ADLPC] must be clear.
- 5. For guidelines and examples of conversion rate calculation, download the ADC calculator tool.




Figure 14. ADC input impedance equivalency diagram

3.6.1.2 16-bit ADC electrical characteristics

Table 29. 16-bit ADC characteristics ($V_{REFH} = V_{DDA}$, $V_{REFL} = V_{SSA}$)

| Symbol | Description | Conditions ¹ | Min. | Typ. ² | Max. | Unit | Notes |
|----------------------|----------------|-------------------------|-------|-------------------|------|------|-------|
| I _{DDA_ADC} | Supply current | | 0.215 | | 1.7 | mA | 3 |

Table 29. 16-bit ADC characteristics ($V_{REFH} = V_{DDA}$, $V_{REFL} = V_{SSA}$) (continued)

| Symbol | Description | Conditions ¹ | Min. | Typ. ² | Max. | Unit | Notes |
|--------------------|---------------------------------|------------------------------------|-------------|-------------------|-----------------|------------------|-------------------------------|
| | ADC | • ADLPC = 1, ADHSC = 0 | 1.2 | 2.4 | 3.9 | MHz | t _{ADACK} = |
| | asynchronous clock source | • ADLPC = 1, ADHSC = 1 | 2.4 | 4.0 | 6.1 | MHz | 1/f _{ADACK} |
| f _{ADACK} | SIGOR GOGIGO | • ADLPC = 0, ADHSC = 0 | 3.0 | 5.2 | 7.3 | MHz | |
| | | • ADLPC = 0, ADHSC = 1 | 4.4 | 6.2 | 9.5 | MHz | |
| | Sample Time | See Reference Manual chapter for | sample time | es | | | |
| TUE | Total | 12-bit modes | _ | ±4 | ±6.8 | LSB ⁴ | 5 |
| | unadjusted error | <12-bit modes | _ | ±1.4 | ±2.1 | | |
| DNL | Differential non- linearity | 12-bit modes | _ | ±0.7 | -1.1 to +1.9 | LSB ⁴ | 5 |
| | | <12-bit modes | _ | ±0.2 | -0.3 to 0.5 | | |
| INL | Integral non- linearity | 12-bit modes | _ | ±1.0 | -2.7 to +1.9 | LSB ⁴ | 5 |
| | intearity | • <12-bit modes | _ | ±0.5 | -0.7 to +0.5 | | |
| E _{FS} | Full-scale error | 12-bit modes | _ | -4 | -5.4 | LSB ⁴ | V _{ADIN} = |
| | | <12-bit modes | _ | -1.4 | -1.8 | | V _{DDA} ⁵ |
| EQ | Quantization | 16-bit modes | _ | -1 to 0 | _ | LSB ⁴ | |
| | error | • ≤13-bit modes | _ | _ | ±0.5 | | |
| ENOB | Effective | 16-bit differential mode | | | | bits | 6 |
| | number of bits | • Avg = 32 | 12.8 | 14.5 | | bits | |
| | | • Avg = 4 | 11.9 | 13.8 | _ | | |
| | | 10 hit single anded made | | | _ | bits | |
| | | 16-bit single-ended mode | | | | bits | |
| | | • Avg = 32 | 12.2 | 13.9 | _ | | |
| | | • Avg = 4 | 11.4 | 13.1 | _ | | |
| SINAD | Signal-to-noise plus distortion | See ENOB | 6.02 | 2 × ENOB + | 1.76 | dB | |
| THD | Total harmonic | 16-bit differential mode | | | | dB | 7 |
| | distortion | • Avg = 32 | _ | -94 | _ | -ID | |
| | | 10 hit single anded made | | | | dB | |
| | | 16-bit single-ended mode | _ | -85 | _ | | |
| | | • Avg = 32 | | | | | |
| SFDR | Spurious free dynamic range | 16-bit differential mode | 82 | 95 | _ | dB | 7 |
| | aynanno lange | • Avg = 32 | | | | dB | |
| | | 16-bit single-ended mode | 78 | 90 | | | |
| | | • Avg = 32 | | | | | |

Table 29. 16-bit ADC characteristics ($V_{REFH} = V_{DDA}$, $V_{REFL} = V_{SSA}$) (continued)

| Symbol | Description | Conditions ¹ | Min. | Typ. ² | Max. | Unit | Notes |
|---------------------|------------------------|---|------------------------|-------------------|------|-------|--|
| E _{IL} | Input leakage error | | $I_{ln} \times R_{AS}$ | | | mV | I _{In} = leakage current |
| | | | | | | | (refer to the MCU's voltage and current operating ratings) |
| | Temp sensor slope | Across the full temperature range of the device | 1.55 | 1.62 | 1.69 | mV/°C | 8 |
| V _{TEMP25} | Temp sensor voltage | 25 °C | 706 | 716 | 726 | mV | 8 |

- 1. All accuracy numbers assume the ADC is calibrated with $V_{REFH} = V_{DDA}$
- 2. Typical values assume $V_{DDA} = 3.0 \text{ V}$, Temp = 25 °C, $f_{ADCK} = 2.0 \text{ MHz}$ unless otherwise stated. Typical values are for reference only and are not tested in production.
- 3. The ADC supply current depends on the ADC conversion clock speed, conversion rate and ADC_CFG1[ADLPC] (low power). For lowest power operation, ADC_CFG1[ADLPC] must be set, the ADC_CFG2[ADHSC] bit must be clear with 1 MHz ADC conversion clock speed.
- 4. 1 LSB = $(V_{REFH} V_{REFL})/2^N$
- 5. ADC conversion clock < 16 MHz, Max hardware averaging (AVGE = %1, AVGS = %11)
- 6. Input data is 100 Hz sine wave. ADC conversion clock < 12 MHz.
- 7. Input data is 1 kHz sine wave. ADC conversion clock < 12 MHz.
- 8. ADC conversion clock < 3 MHz

Typical ADC 16-bit Differential ENOB vs ADC Clock 100Hz, 90% FS Sine Input 15.00 14.70 14.40 14.10 13.80 13.50 13.20 12.90 12.60 Hardware Averaging Disabled Averaging of 4 samples Averaging of 8 samples 12.30 Averaging of 32 samples 12.00 ADC Clock Frequency (MHz)

Figure 15. Typical ENOB vs. ADC_CLK for 16-bit differential mode




Figure 16. Typical ENOB vs. ADC_CLK for 16-bit single-ended mode

3.6.2 CMP and 6-bit DAC electrical specifications

Table 30. Comparator and 6-bit DAC electrical specifications

| Symbol | Description | Min. | Тур. | Max. | Unit |
|--------------------|---|-----------------------|------|----------|------------------|
| V_{DD} | Supply voltage | 1.71 | _ | 3.6 | V |
| I _{DDHS} | Supply current, High-speed mode (EN=1, PMODE=1) | _ | _ | 200 | μΑ |
| I _{DDLS} | Supply current, low-speed mode (EN=1, PMODE=0) | _ | _ | 20 | μΑ |
| V _{AIN} | Analog input voltage | V _{SS} - 0.3 | _ | V_{DD} | V |
| V _{AIO} | Analog input offset voltage | _ | _ | 20 | mV |
| V _H | Analog comparator hysteresis ¹ | | | | |
| | • CR0[HYSTCTR] = 00 | _ | 5 | _ | mV |
| | • CR0[HYSTCTR] = 01 | _ | 10 | _ | mV |
| | • CR0[HYSTCTR] = 10 | _ | 20 | _ | mV |
| | • CR0[HYSTCTR] = 11 | _ | 30 | _ | mV |
| V _{CMPOh} | Output high | V _{DD} – 0.5 | _ | _ | V |
| V _{CMPOI} | Output low | _ | | 0.5 | V |
| t _{DHS} | Propagation delay, high-speed mode (EN=1, PMODE=1) | 20 | 50 | 200 | ns |
| t _{DLS} | Propagation delay, low-speed mode (EN=1, PMODE=0) | 80 | 250 | 600 | ns |
| | Analog comparator initialization delay ² | _ | _ | 40 | μs |
| I _{DAC6b} | 6-bit DAC current adder (enabled) | _ | 7 | _ | μΑ |
| INL | 6-bit DAC integral non-linearity | -0.5 | _ | 0.5 | LSB ³ |
| DNL | 6-bit DAC differential non-linearity | -0.3 | _ | 0.3 | LSB |

- 1. Typical hysteresis is measured with input voltage range limited to 0.6 to V_{DD} -0.6 V.
- 2. Comparator initialization delay is defined as the time between software writes to change control inputs (Writes to CMP_DACCR[DACEN], CMP_DACCR[VRSEL], CMP_DACCR[VOSEL], CMP_MUXCR[PSEL], and CMP_MUXCR[MSEL]) and the comparator output settling to a stable level.
- 3. $1 LSB = V_{reference}/64$




Figure 17. Typical hysteresis vs. Vin level (VDD = 3.3 V, PMODE = 0)




Figure 18. Typical hysteresis vs. Vin level (VDD = 3.3 V, PMODE = 1)

3.6.3 12-bit DAC electrical characteristics

3.6.3.1 12-bit DAC operating requirements Table 31. 12-bit DAC operating requirements

| Symbol | Desciption | Min. | Max. | Unit | Notes |
|-------------------|-------------------------|------|------|------|-------|
| V_{DDA} | Supply voltage | 1.71 | 3.6 | V | |
| V _{DACR} | Reference voltage | 1.13 | 3.6 | V | 1 |
| C _L | Output load capacitance | _ | 100 | pF | 2 |
| ΙL | Output load current | _ | 1 | mA | |

^{1.} The DAC reference can be selected to be V_{DDA} or V_{REFH} .

^{2.} A small load capacitance (47 pF) can improve the bandwidth performance of the DAC.

3.6.3.2 12-bit DAC operating behaviors Table 32. 12-bit DAC operating behaviors

| Symbol | Description | Min. | Тур. | Max. | Unit | Notes |
|----------------------------|--|---------------------------|----------|-------------------|--------|-------|
| I _{DDA_DACL} | Supply current — low-power mode | _ | _ | 330 | μΑ | |
| I _{DDA_DACH} P | Supply current — high-speed mode | | _ | 1200 | μΑ | |
| t _{DACLP} | Full-scale settling time (0x080 to 0xF7F) — low-power mode | _ | 100 | 200 | μs | 1 |
| t _{DACHP} | Full-scale settling time (0x080 to 0xF7F) — high-power mode | _ | 15 | 30 | μs | 1 |
| t _{CCDACLP} | Code-to-code settling time (0xBF8 to 0xC08) — low-power mode and high-speed mode | _ | 0.7 | 1 | μs | 1 |
| V _{dacoutl} | DAC output voltage range low — high- speed mode, no load, DAC set to 0x000 | _ | _ | 100 | mV | |
| V _{dacouth} | DAC output voltage range high — high- speed mode, no load, DAC set to 0xFFF | V _{DACR} -100 | _ | V _{DACR} | mV | |
| INL | Integral non-linearity error — high speed mode | _ | _ | ±8 | LSB | 2 |
| DNL | Differential non-linearity error — $V_{DACR} > 2$ V | _ | _ | ±1 | LSB | 3 |
| DNL | Differential non-linearity error — V _{DACR} = VREF_OUT | _ | _ | ±1 | LSB | 4 |
| V _{OFFSET} | Offset error | _ | ±0.4 | ±0.8 | %FSR | 5 |
| E _G | Gain error | _ | ±0.1 | ±0.6 | %FSR | 5 |
| PSRR | Power supply rejection ratio, V _{DDA} ≥ 2.4 V | 60 | _ | 90 | dB | |
| T _{CO} | Temperature coefficient offset voltage | _ | 3.7 | _ | μV/C | 6 |
| T_GE | Temperature coefficient gain error | | 0.000421 | _ | %FSR/C | |
| Rop | Output resistance (load = $3 \text{ k}\Omega$) | 1 | _ | 250 | Ω | |
| SR | Slew rate -80h→ F7Fh→ 80h | | | | V/µs | |
| | High power (SP _{HP}) | 1.2 | 1.7 | _ | | |
| | Low power (SP _{LP}) | 0.05 | 0.12 | _ | | |
| BW | 3dB bandwidth | | | | kHz | |
| | High power (SP _{HP}) | 550 | _ | _ | | |
| | Low power (SP _{LP}) | 40 | _ | _ | | |

- 1. Settling within ±1 LSB
- 2. The INL is measured for 0 + 100 mV to V_{DACR} –100 mV
- 3. The DNL is measured for 0 + 100 mV to V_{DACR} -100 mV
- 4. The DNL is measured for 0 + 100 mV to V_{DACR} -100 mV with V_{DDA} > 2.4 V 5. Calculated by a best fit curve from V_{SS} + 100 mV to V_{DACR} 100 mV
- 6. $V_{DDA} = 3.0 \text{ V}$, reference select set for V_{DDA} (DACx_CO:DACRFS = 1), high power mode (DACx_CO:LPEN = 0), DAC set to 0x800, temperature range is across the full range of the device




Figure 19. Typical INL error vs. digital code




Figure 20. Offset at half scale vs. temperature

3.6.4 Voltage reference electrical specifications

Table 33. VREF full-range operating requirements

| Symbol | Description | Min. | Max. | Unit | Notes |
|----------------|-------------------------|---|------|------|-------|
| V_{DDA} | Supply voltage | 1.71 3.6 | | V | |
| T _A | Temperature | Operating temperature range of the device | | °C | |
| C _L | Output load capacitance | 100 | | nF | 1, 2 |

- 1. C_L must be connected to VREF_OUT if the VREF_OUT functionality is being used for either an internal or external reference.
- 2. The load capacitance should not exceed \pm -25% of the nominal specified C_L value over the operating temperature range of the device.

Table 34. VREF full-range operating behaviors

| Symbol | Description | Min. | Тур. | Max. | Unit | Notes |
|--------------------------|---|--------|--------|--------|------|-------|
| V _{out} | Voltage reference output with factory trim at nominal V _{DDA} and temperature=25°C | 1.1920 | 1.1950 | 1.1980 | V | 1 |
| V _{out} | Voltage reference output with user trim at nominal V _{DDA} and temperature=25°C | 1.1945 | 1.1950 | 1.1955 | V | 1 |
| V _{step} | Voltage reference trim step | _ | 0.5 | _ | mV | 1 |
| V _{tdrift} | Temperature drift (Vmax -Vmin across the full temperature range) | _ | _ | 15 | mV | 1 |
| I _{bg} | Bandgap only current | _ | _ | 80 | μA | |
| I _{lp} | Low-power buffer current | _ | _ | 360 | uA | 1 |
| I _{hp} | High-power buffer current | _ | _ | 1 | mA | 1 |
| ΔV_{LOAD} | Load regulation | | | | μV | 1, 2 |
| | • current = ± 1.0 mA | _ | 200 | _ | | |
| T _{stup} | Buffer startup time | _ | _ | 100 | μs | |
| T _{chop_osc_st} | Internal bandgap start-up delay with chop oscillator enabled | _ | _ | 35 | ms | |
| V_{vdrift} | Voltage drift (Vmax -Vmin across the full voltage range) | _ | 2 | _ | mV | 1 |

- 1. See the chip's Reference Manual for the appropriate settings of the VREF Status and Control register.
- 2. Load regulation voltage is the difference between the VREF_OUT voltage with no load vs. voltage with defined load

Table 35. VREF limited-range operating requirements

| | Symbol | Description | Min. | Max. | Unit | Notes |
|---|----------------|-------------|------|------|------|-------|
| Ī | T _A | Temperature | 0 | 70 | °C | |

Table 36. VREF limited-range operating behaviors

| Symbol | Description | Min. | Max. | Unit | Notes |
|---------------------|---|------|------|------|-------|
| V _{tdrift} | Temperature drift (V _{max} -V _{min} across the limited temperature range) | _ | 10 | mV | |

3.7 Timers

See General switching specifications.

3.8 Communication interfaces

3.8.1 USB electrical specifications

The USB electricals for the USB On-the-Go module conform to the standards documented by the Universal Serial Bus Implementers Forum. For the most up-to-date standards, visit **usb.org**.

NOTE

The MCGPLLCLK meets the USB jitter specifications for certification with the use of an external clock/crystal for both Device and Host modes.

The MCGFLLCLK does not meet the USB jitter specifications for certification.

The IRC48M meets the USB jitter specifications for certification in Device mode when the USB clock recovery mode is enabled. It does not meet the USB jitter specifications for certification in Host mode operation.

3.8.2 USB VREG electrical specifications Table 37. USB VREG electrical specifications

| Symbol | Description | Min. | Typ. ¹ | Max. | Unit | Notes |
|-----------------------|---|------|-------------------|------|----------|-------|
| VREGIN | Input supply voltage | 2.7 | _ | 5.5 | V | |
| I _{DDon} | Quiescent current — Run mode, load current equal zero, input supply (VREGIN) > 3.6 V | _ | 125 | 186 | μA | |
| I _{DDstby} | Quiescent current — Standby mode, load current equal zero | _ | 1.1 | 10 | μA | |
| I _{DDoff} | Quiescent current — Shutdown mode • VREGIN = 5.0 V and temperature=25 °C • Across operating voltage and temperature | | 650 — | 4 | nA μA | |
| I _{LOADrun} | Maximum load current — Run mode | _ | _ | 120 | mA | |
| I _{LOADstby} | Maximum load current — Standby mode | _ | _ | 1 | mA | |
| V _{Reg33out} | Regulator output voltage — Input supply (VREGIN) > 3.6 V | | | | | |
| | Run mode | 3 | 3.3 | 3.6 | V | |
| | Standby mode | 2.1 | 2.8 | 3.6 | V | |
| V _{Reg33out} | Regulator output voltage — Input supply (VREGIN) < 3.6 V, pass-through mode | 2.1 | _ | 3.6 | V | 2 |

Table 37. USB VREG electrical specifications (continued)

| Symbol | Description | Min. | Typ. ¹ | Max. | Unit | Notes |
|------------------|--|------|-------------------|------|------|-------|
| C _{OUT} | External output capacitor | 1.76 | 2.2 | 8.16 | μF | |
| ESR | External output capacitor equivalent series resistance | 1 | _ | 100 | mΩ | |
| I _{LIM} | Short circuit current | _ | 290 | _ | mA | |

- 1. Typical values assume VREGIN = 5.0 V, Temp = 25 °C unless otherwise stated.
- 2. Operating in pass-through mode: regulator output voltage equal to the input voltage minus a drop proportional to I_{Load}.

3.8.3 DSPI switching specifications (limited voltage range)

The Deserial Serial Peripheral Interface (DSPI) provides a synchronous serial bus with master and slave operations. Many of the transfer attributes are programmable. The tables below provide DSPI timing characteristics for classic SPI timing modes. Refer to the SPI chapter of the Reference Manual for information on the modified transfer formats used for communicating with slower peripheral devices.

Table 38. Master mode DSPI timing (limited voltage range)

| Num | Description | Min. | Max. | Unit | Notes |
|-----|-------------------------------------|---------------------------|-------------------|------|-------|
| | Operating voltage | 2.7 | 3.6 | V | |
| | Frequency of operation | _ | 30 | MHz | |
| DS1 | DSPI_SCK output cycle time | 2 x t _{BUS} | _ | ns | |
| DS2 | DSPI_SCK output high/low time | (t _{SCK} /2) - 2 | $(t_{SCK}/2) + 2$ | ns | |
| DS3 | DSPI_PCSn valid to DSPI_SCK delay | (t _{BUS} x 2) – | _ | ns | 1 |
| DS4 | DSPI_SCK to DSPI_PCSn invalid delay | (t _{BUS} x 2) – | _ | ns | 2 |
| DS5 | DSPI_SCK to DSPI_SOUT valid | _ | 8.5 | ns | |
| DS6 | DSPI_SCK to DSPI_SOUT invalid | -2 | _ | ns | |
| DS7 | DSPI_SIN to DSPI_SCK input setup | 16.2 | _ | ns | |
| DS8 | DSPI_SCK to DSPI_SIN input hold | 0 | _ | ns | |

- 1. The delay is programmable in SPIx_CTARn[PSSCK] and SPIx_CTARn[CSSCK].
- 2. The delay is programmable in SPIx_CTARn[PASC] and SPIx_CTARn[ASC].




Figure 21. DSPI classic SPI timing — master mode

Table 39. Slave mode DSPI timing (limited voltage range)

| Num | Description | Min. | Max. | Unit |
|------|--|---------------------------|---------------------------|------|
| | Operating voltage | 2.7 | 3.6 | V |
| | Frequency of operation | _ | 15 | MHz |
| DS9 | DSPI_SCK input cycle time | 4 x t _{BUS} | _ | ns |
| DS10 | DSPI_SCK input high/low time | (t _{SCK} /2) - 2 | (t _{SCK} /2) + 2 | ns |
| DS11 | DSPI_SCK to DSPI_SOUT valid | _ | 21.4 | ns |
| DS12 | DSPI_SCK to DSPI_SOUT invalid | 0 | _ | ns |
| DS13 | DSPI_SIN to DSPI_SCK input setup | 2.6 | _ | ns |
| DS14 | DSPI_SCK to DSPI_SIN input hold | 7 | _ | ns |
| DS15 | DSPI_SS active to DSPI_SOUT driven | _ | 17 | ns |
| DS16 | DSPI_SS inactive to DSPI_SOUT not driven | _ | 17 | ns |




Figure 22. DSPI classic SPI timing — slave mode

3.8.4 DSPI switching specifications (full voltage range)

The Deserial Serial Peripheral Interface (DSPI) provides a synchronous serial bus with master and slave operations. Many of the transfer attributes are programmable. The tables below provides DSPI timing characteristics for classic SPI timing modes. Refer to the SPI chapter of the Reference Manual for information on the modified transfer formats used for communicating with slower peripheral devices.

| | | | _ | | |
|-----|-------------------------------------|---------------------------|--------------------------|------|-------|
| Num | Description | Min. | Max. | Unit | Notes |
| | Operating voltage | 1.71 | 3.6 | V | 1 |
| | Frequency of operation | _ | 15 | MHz | |
| DS1 | DSPI_SCK output cycle time | 4 x t _{BUS} | _ | ns | |
| DS2 | DSPI_SCK output high/low time | (t _{SCK} /2) - 4 | (t _{SCK/2)} + 4 | ns | |
| DS3 | DSPI_PCSn valid to DSPI_SCK delay | (t _{BUS} x 2) – | _ | ns | 2 |
| DS4 | DSPI_SCK to DSPI_PCSn invalid delay | (t _{BUS} x 2) – | _ | ns | 3 |
| DS5 | DSPI_SCK to DSPI_SOUT valid | _ | 10 | ns | |
| DS6 | DSPI_SCK to DSPI_SOUT invalid | -4.5 | _ | ns | |
| DS7 | DSPI_SIN to DSPI_SCK input setup | 24.6 | _ | ns | |
| DS8 | DSPI_SCK to DSPI_SIN input hold | 0 | _ | ns | |
| | | | | | |

Table 40. Master mode DSPI timing (full voltage range)

^{3.} The delay is programmable in SPIx_CTARn[PASC] and SPIx_CTARn[ASC].




Figure 23. DSPI classic SPI timing — master mode

Table 41. Slave mode DSPI timing (full voltage range)

| Num | Description | Min. | Max. | Unit |
|-----|-------------------|------|------|------|
| | Operating voltage | 1.71 | 3.6 | V |

^{1.} The DSPI module can operate across the entire operating voltage for the processor, but to run across the full voltage range the maximum frequency of operation is reduced.

^{2.} The delay is programmable in SPIx_CTARn[PSSCK] and SPIx_CTARn[CSSCK].

| Table 41. Slave mode DSPI timing (full voltage | e range) (continued) |
|--|----------------------|
|--|----------------------|

| Num | Description | Min. | Max. | Unit |
|------|--|---------------------------|--------------------------|------|
| | Frequency of operation | _ | 7.5 | MHz |
| DS9 | DSPI_SCK input cycle time | 8 x t _{BUS} | _ | ns |
| DS10 | DSPI_SCK input high/low time | (t _{SCK} /2) - 4 | (t _{SCK/2)} + 4 | ns |
| DS11 | DSPI_SCK to DSPI_SOUT valid | _ | 29.5 | ns |
| DS12 | DSPI_SCK to DSPI_SOUT invalid | 0 | _ | ns |
| DS13 | DSPI_SIN to DSPI_SCK input setup | 3.2 | _ | ns |
| DS14 | DSPI_SCK to DSPI_SIN input hold | 7 | _ | ns |
| DS15 | DSPI_SS active to DSPI_SOUT driven | _ | 25 | ns |
| DS16 | DSPI_SS inactive to DSPI_SOUT not driven | _ | 25 | ns |




Figure 24. DSPI classic SPI timing — slave mode

3.8.5 Inter-Integrated Circuit Interface (I²C) timing Table 42. I²C timing

| Characteristic | Symbol | Standard Mode | | Fast Mode | | Unit |
|--|-----------------------|----------------|-------------------|-----------|------------------|------|
| | | Minimum | Maximum | Minimum | Maximum | |
| SCL Clock Frequency | f _{SCL} | 0 | 100 | 0 | 400 ¹ | kHz |
| Hold time (repeated) START condition. After this period, the first clock pulse is generated. | t _{HD} ; STA | 4 | _ | 0.6 | _ | μs |
| LOW period of the SCL clock | t _{LOW} | 4.7 | _ | 1.25 | _ | μs |
| HIGH period of the SCL clock | t _{HIGH} | 4 | _ | 0.6 | _ | μs |
| Set-up time for a repeated START condition | t _{SU} ; STA | 4.7 | _ | 0.6 | _ | μs |
| Data hold time for I ² C bus devices | t _{HD} ; DAT | 0 ² | 3.45 ³ | 04 | 0.9 ² | μs |

| Characteristic | Symbol | Standard Mode | | Fast Mode | | Unit |
|---|-----------------------|------------------|---------|------------------------------------|---------|------|
| | | Minimum | Maximum | Minimum | Maximum | |
| Data set-up time | t _{SU} ; DAT | 250 ⁵ | _ | 100 ^{3, 6} | _ | ns |
| Rise time of SDA and SCL signals | t _r | _ | 1000 | 20 +0.1C _b ⁷ | 300 | ns |
| Fall time of SDA and SCL signals | t _f | _ | 300 | 20 +0.1C _b ⁶ | 300 | ns |
| Set-up time for STOP condition | t _{SU} ; STO | 4 | _ | 0.6 | _ | μs |
| Bus free time between STOP and START condition | t _{BUF} | 4.7 | _ | 1.3 | _ | μs |
| Pulse width of spikes that must be suppressed by the input filter | t _{SP} | N/A | N/A | 0 | 50 | ns |

- 1. The maximum SCL Clock Frequency in Fast mode with maximum bus loading can only be achieved when using the High drive pins across the full voltage range and when using the Normal drive pins and VDD ≥ 2.7 V.
- The master mode I²C deasserts ACK of an address byte simultaneously with the falling edge of SCL. If no slaves
 acknowledge this address byte, then a negative hold time can result, depending on the edge rates of the SDA and
 SCL lines.
- 3. The maximum tHD; DAT must be met only if the device does not stretch the LOW period (tLOW) of the SCL signal.
- 4. Input signal Slew = 10 ns and Output Load = 50 pF
- 5. Set-up time in slave-transmitter mode is 1 IPBus clock period, if the TX FIFO is empty.
- 6. A Fast mode I^2C bus device can be used in a Standard mode I^2C bus system, but the requirement $t_{SU; DAT} \ge 250$ ns must then be met. This is automatically the case if the device does not stretch the LOW period of the SCL signal. If such a device does stretch the LOW period of the SCL signal, then it must output the next data bit to the SDA line $t_{rmax} + t_{SU; DAT} = 1000 + 250 = 1250$ ns (according to the Standard mode I^2C bus specification) before the SCL line is released.
- 7. $C_b = total$ capacitance of the one bus line in pF.

Table 43. I ²C 1 Mbps timing

| Characteristic | Symbol | Minimum | Maximum | Unit |
|--|-----------------------|--------------------------------------|----------------|------|
| SCL Clock Frequency | f _{SCL} | 0 | 1 ¹ | MHz |
| Hold time (repeated) START condition. After this period, the first clock pulse is generated. | t _{HD} ; STA | 0.26 | _ | μs |
| LOW period of the SCL clock | t _{LOW} | 0.5 | _ | μs |
| HIGH period of the SCL clock | t _{HIGH} | 0.26 | _ | μs |
| Set-up time for a repeated START condition | t _{SU} ; STA | 0.26 | _ | μs |
| Data hold time for I ₂ C bus devices | t _{HD} ; DAT | 0 | _ | μs |
| Data set-up time | t _{SU} ; DAT | 50 | _ | ns |
| Rise time of SDA and SCL signals | t _r | 20 +0.1C _b , ² | 120 | ns |
| Fall time of SDA and SCL signals | t _f | 20 +0.1C _b ² | 120 | ns |
| Set-up time for STOP condition | t _{SU} ; STO | 0.26 | _ | μs |
| Bus free time between STOP and START condition | t _{BUF} | 0.5 | _ | μs |
| Pulse width of spikes that must be suppressed by the input filter | t _{SP} | 0 | 50 | ns |

1. The maximum SCL clock frequency of 1 Mbps can support maximum bus loading when using the High drive pins across the full voltage range.

2. $C_b = total$ capacitance of the one bus line in pF.




Figure 25. Timing definition for devices on the I²C bus

3.8.6 UART switching specifications

See General switching specifications.

3.8.7 I2S/SAI switching specifications

This section provides the AC timing for the I2S/SAI module in master mode (clocks are driven) and slave mode (clocks are input). All timing is given for noninverted serial clock polarity (TCR2[BCP] is 0, RCR2[BCP] is 0) and a noninverted frame sync (TCR4[FSP] is 0, RCR4[FSP] is 0). If the polarity of the clock and/or the frame sync have been inverted, all the timing remains valid by inverting the bit clock signal (BCLK) and/or the frame sync (FS) signal shown in the following figures.

3.8.7.1 Normal Run, Wait and Stop mode performance over a limited operating voltage range

This section provides the operating performance over a limited operating voltage for the device in Normal Run, Wait and Stop modes.

Table 44. I2S/SAI master mode timing in Normal Run, Wait and Stop modes (limited voltage range)

| Num. | Characteristic | Min. | Max. | Unit |
|------|---|------|------|-------------|
| | Operating voltage | 2.7 | 3.6 | V |
| S1 | I2S_MCLK cycle time | 40 | _ | ns |
| S2 | I2S_MCLK pulse width high/low | 45% | 55% | MCLK period |
| S3 | I2S_TX_BCLK/I2S_RX_BCLK cycle time (output) | 80 | _ | ns |

Table 44. I2S/SAI master mode timing in Normal Run, Wait and Stop modes (limited voltage range) (continued)

| Num. | Characteristic | Min. | Max. | Unit |
|------|---|------|------|-------------|
| S4 | I2S_TX_BCLK/I2S_RX_BCLK pulse width high/low | 45% | 55% | BCLK period |
| S5 | I2S_TX_BCLK/I2S_RX_BCLK to I2S_TX_FS/ I2S_RX_FS output valid | _ | 15 | ns |
| S6 | I2S_TX_BCLK/I2S_RX_BCLK to I2S_TX_FS/ I2S_RX_FS output invalid | 0 | _ | ns |
| S7 | I2S_TX_BCLK to I2S_TXD valid | _ | 15 | ns |
| S8 | I2S_TX_BCLK to I2S_TXD invalid | 0 | _ | ns |
| S9 | I2S_RXD/I2S_RX_FS input setup before I2S_RX_BCLK | 18 | _ | ns |
| S10 | I2S_RXD/I2S_RX_FS input hold after I2S_RX_BCLK | 0 | _ | ns |




Figure 26. I2S/SAI timing — master modes

Table 45. I2S/SAI slave mode timing in Normal Run, Wait and Stop modes (limited voltage range)

| Num. | Characteristic | Min. | Max. | Unit |
|------|--|------|------|-------------|
| | Operating voltage | 2.7 | 3.6 | V |
| S11 | I2S_TX_BCLK/I2S_RX_BCLK cycle time (input) | 80 | _ | ns |
| S12 | I2S_TX_BCLK/I2S_RX_BCLK pulse width high/low (input) | 45% | 55% | MCLK period |
| S13 | I2S_TX_FS/I2S_RX_FS input setup before I2S_TX_BCLK/I2S_RX_BCLK | 4.5 | _ | ns |
| S14 | I2S_TX_FS/I2S_RX_FS input hold after I2S_TX_BCLK/I2S_RX_BCLK | 2 | _ | ns |

Table 45. I2S/SAI slave mode timing in Normal Run, Wait and Stop modes (limited voltage range) (continued)

| Num. | Characteristic | Min. | Max. | Unit |
|------|--|------|------|------|
| S15 | I2S_TX_BCLK to I2S_TXD/I2S_TX_FS output valid | _ | 20 | ns |
| S16 | I2S_TX_BCLK to I2S_TXD/I2S_TX_FS output invalid | 0 | _ | ns |
| S17 | I2S_RXD setup before I2S_RX_BCLK | 4.5 | _ | ns |
| S18 | I2S_RXD hold after I2S_RX_BCLK | 2 | _ | ns |
| S19 | I2S_TX_FS input assertion to I2S_TXD output valid ¹ | _ | 25 | ns |

1. Applies to first bit in each frame and only if the TCR4[FSE] bit is clear




Figure 27. I2S/SAI timing — slave modes

3.8.7.2 Normal Run, Wait and Stop mode performance over the full operating voltage range

This section provides the operating performance over the full operating voltage for the device in Normal Run, Wait and Stop modes.

Table 46. I2S/SAI master mode timing in Normal Run, Wait and Stop modes (full voltage range)

| Num. | Characteristic | Min. | Max. | Unit |
|------|--|------|------|-------------|
| | Operating voltage | 1.71 | 3.6 | V |
| S1 | I2S_MCLK cycle time | 40 | _ | ns |
| S2 | I2S_MCLK pulse width high/low | 45% | 55% | MCLK period |
| S3 | I2S_TX_BCLK/I2S_RX_BCLK cycle time (output) | 80 | _ | ns |
| S4 | I2S_TX_BCLK/I2S_RX_BCLK pulse width high/low | 45% | 55% | BCLK period |

Table 46. I2S/SAI master mode timing in Normal Run, Wait and Stop modes (full voltage range) (continued)

| Num. | Characteristic | Min. | Max. | Unit |
|------|---|------|------|------|
| S5 | I2S_TX_BCLK/I2S_RX_BCLK to I2S_TX_FS/ I2S_RX_FS output valid | _ | 15 | ns |
| S6 | I2S_TX_BCLK/I2S_RX_BCLK to I2S_TX_FS/ I2S_RX_FS output invalid | -1.0 | _ | ns |
| S7 | I2S_TX_BCLK to I2S_TXD valid | _ | 15 | ns |
| S8 | I2S_TX_BCLK to I2S_TXD invalid | 0 | _ | ns |
| S9 | I2S_RXD/I2S_RX_FS input setup before I2S_RX_BCLK | 27 | _ | ns |
| S10 | I2S_RXD/I2S_RX_FS input hold after I2S_RX_BCLK | 0 | _ | ns |




Figure 28. I2S/SAI timing — master modes

Table 47. I2S/SAI slave mode timing in Normal Run, Wait and Stop modes (full voltage range)

| Num. | Characteristic | Min. | Max. | Unit |
|------|--|------|------|-------------|
| | Operating voltage | 1.71 | 3.6 | V |
| S11 | I2S_TX_BCLK/I2S_RX_BCLK cycle time (input) | 80 | _ | ns |
| S12 | I2S_TX_BCLK/I2S_RX_BCLK pulse width high/low (input) | 45% | 55% | MCLK period |
| S13 | I2S_TX_FS/I2S_RX_FS input setup before I2S_TX_BCLK/I2S_RX_BCLK | 5.8 | _ | ns |
| S14 | I2S_TX_FS/I2S_RX_FS input hold after I2S_TX_BCLK/I2S_RX_BCLK | 2 | _ | ns |
| S15 | I2S_TX_BCLK to I2S_TXD/I2S_TX_FS output valid | _ | 28.5 | ns |

Table 47. I2S/SAI slave mode timing in Normal Run, Wait and Stop modes (full voltage range) (continued)

| Num. | Characteristic | Min. | Max. | Unit |
|------|--|------|------|------|
| S16 | I2S_TX_BCLK to I2S_TXD/I2S_TX_FS output invalid | 0 | _ | ns |
| S17 | I2S_RXD setup before I2S_RX_BCLK | 5.8 | _ | ns |
| S18 | I2S_RXD hold after I2S_RX_BCLK | 2 | _ | ns |
| S19 | I2S_TX_FS input assertion to I2S_TXD output valid ¹ | _ | 26.3 | ns |

1. Applies to first bit in each frame and only if the TCR4[FSE] bit is clear




Figure 29. I2S/SAI timing — slave modes

3.8.7.3 VLPR, VLPW, and VLPS mode performance over the full operating voltage range

This section provides the operating performance over the full operating voltage for the device in VLPR, VLPW, and VLPS modes.

Table 48. I2S/SAI master mode timing in VLPR, VLPW, and VLPS modes (full voltage range)

| Num. | Characteristic | Min. | Max. | Unit |
|------|--|------|------|-------------|
| | Operating voltage | 1.71 | 3.6 | V |
| S1 | I2S_MCLK cycle time | 62.5 | _ | ns |
| S2 | I2S_MCLK pulse width high/low | 45% | 55% | MCLK period |
| S3 | I2S_TX_BCLK/I2S_RX_BCLK cycle time (output) | 250 | _ | ns |
| S4 | I2S_TX_BCLK/I2S_RX_BCLK pulse width high/low | 45% | 55% | BCLK period |

Table 48. I2S/SAI master mode timing in VLPR, VLPW, and VLPS modes (full voltage range) (continued)

| Num. | Characteristic | Min. | Max. | Unit |
|------|---|------|------|------|
| S5 | I2S_TX_BCLK/I2S_RX_BCLK to I2S_TX_FS/ I2S_RX_FS output valid | _ | 45 | ns |
| S6 | I2S_TX_BCLK/I2S_RX_BCLK to I2S_TX_FS/ I2S_RX_FS output invalid | -1 | _ | ns |
| S7 | I2S_TX_BCLK to I2S_TXD valid | _ | 45 | ns |
| S8 | I2S_TX_BCLK to I2S_TXD invalid | 0 | _ | ns |
| S9 | I2S_RXD/I2S_RX_FS input setup before I2S_RX_BCLK | 45 | _ | ns |
| S10 | I2S_RXD/I2S_RX_FS input hold after I2S_RX_BCLK | 0 | _ | ns |




Figure 30. I2S/SAI timing — master modes

Table 49. I2S/SAI slave mode timing in VLPR, VLPW, and VLPS modes (full voltage range)

| Num. | Characteristic | Min. | Max. | Unit |
|------|--|------|------|-------------|
| | Operating voltage | 1.71 | 3.6 | V |
| S11 | I2S_TX_BCLK/I2S_RX_BCLK cycle time (input) | 250 | _ | ns |
| S12 | I2S_TX_BCLK/I2S_RX_BCLK pulse width high/low (input) | 45% | 55% | MCLK period |
| S13 | I2S_TX_FS/I2S_RX_FS input setup before I2S_TX_BCLK/I2S_RX_BCLK | 30 | _ | ns |
| S14 | I2S_TX_FS/I2S_RX_FS input hold after I2S_TX_BCLK/I2S_RX_BCLK | 7 | _ | ns |
| S15 | I2S_TX_BCLK to I2S_TXD/I2S_TX_FS output valid | _ | 63 | ns |

Table 49. I2S/SAI slave mode timing in VLPR, VLPW, and VLPS modes (full voltage range) (continued)

| Num. | Characteristic | Min. | Max. | Unit |
|------|--|------|------|------|
| S16 | I2S_TX_BCLK to I2S_TXD/I2S_TX_FS output invalid | 0 | _ | ns |
| S17 | I2S_RXD setup before I2S_RX_BCLK | 30 | _ | ns |
| S18 | I2S_RXD hold after I2S_RX_BCLK | 4 | _ | ns |
| S19 | I2S_TX_FS input assertion to I2S_TXD output valid ¹ | _ | 72 | ns |

1. Applies to first bit in each frame and only if the TCR4[FSE] bit is clear




Figure 31. I2S/SAI timing — slave modes

4 Dimensions

4.1 Obtaining package dimensions

Package dimensions are provided in package drawings.

To find a package drawing, go to freescale.com and perform a keyword search for the drawing's document number:

| If you want the drawing for this package | Then use this document number |
|--|-------------------------------|
| 64-pin LQFP | 98ASS23234W |
| 64-pin MAPBGA | 98ASA00420D |
| 100-pin LQFP | 98ASS23308W |
| 121-pin XFBGA | 98ASA00595D |

5 Pinout

5.1 K22F Signal Multiplexing and Pin Assignments

The following table shows the signals available on each pin and the locations of these pins on the devices supported by this document. The Port Control Module is responsible for selecting which ALT functionality is available on each pin.

| 121 BGA | 100 LQFP | 64 LQFP | 64 MAP | Pin Name | Default | ALT0 | ALT1 | ALT2 | ALT3 | ALT4 | ALT5 | ALT6 | ALT7 | EzPort |
|------------|-------------|------------|-----------|-------------------------------|-------------------------------|-------------------------------|------------------------|---------------|-------------------|---------------|------|----------|-----------------|--------|
| | | | BGA | | | | | | | | | | | |
| E4 | 1 | 1 | A1 | PTE0/ CLKOUT32 K | ADC1_ SE4a | ADC1_ SE4a | PTE0/ CLKOUT32 K | SPI1_ PCS1 | UART1_TX | | | I2C1_SDA | RTC_ CLKOUT | |
| E3 | 2 | 2 | B1 | PTE1/ LLWU_P0 | ADC1_ SE5a | ADC1_ SE5a | PTE1/ LLWU_P0 | SPI1_ SOUT | UART1_RX | | | I2C1_SCL | SPI1_SIN | |
| E2 | 3 | _ | _ | PTE2/ LLWU_P1 | ADC1_ SE6a | ADC1_ SE6a | PTE2/ LLWU_P1 | SPI1_SCK | UART1_ CTS_b | | | | | |
| F4 | 4 | _ | _ | PTE3 | ADC1_ SE7a | ADC1_ SE7a | PTE3 | SPI1_SIN | UART1_ RTS_b | | | | SPI1_ SOUT | |
| H7 | 5 | _ | _ | PTE4/ LLWU_P2 | DISABLED | | PTE4/ LLWU_P2 | SPI1_ PCS0 | LPUARTO_ TX | | | | | |
| G4 | 6 | _ | _ | PTE5 | DISABLED | | PTE5 | SPI1_ PCS2 | LPUARTO_ RX | | | FTM3_CH0 | | |
| F3 | 7 | _ | _ | PTE6 | DISABLED | | PTE6 | SPI1_ PCS3 | LPUARTO_ CTS_b | I2SO_ MCLK | | FTM3_CH1 | USB_SOF_ OUT | |
| E6 | 8 | 3 | C5 | VDD | VDD | VDD | | | | | | | | |
| G7 | 9 | 4 | C4 | VSS | VSS | VSS | | | | | | | | |
| L6 | 1 | _ | _ | VSS | VSS | VSS | | | | | | | | |
| F1 | 10 | 5 | E1 | USB0_DP | USB0_DP | USB0_DP | | | | | | | | |
| F2 | 11 | 6 | D1 | USB0_DM | USB0_DM | USB0_DM | | | | | | | | |
| G1 | 12 | 7 | E2 | VOUT33 | VOUT33 | VOUT33 | | | | | | | | |
| G2 | 13 | 8 | D2 | VREGIN | VREGIN | VREGIN | | | | | | | | |
| H1 | 14 | _ | _ | ADC0_DP1 | ADC0_DP1 | ADC0_DP1 | | | | | | | | |
| H2 | 15 | _ | _ | ADC0_ DM1 | ADC0_ DM1 | ADC0_ DM1 | | | | | | | | |
| J1 | 16 | _ | _ | ADC1_ DP1/ ADC0_DP2 | ADC1_ DP1/ ADC0_DP2 | ADC1_ DP1/ ADC0_DP2 | | | | | | | | |
| J2 | 17 | - | - | ADC1_ DM1/ ADC0_ DM2 | ADC1_ DM1/ ADC0_ DM2 | ADC1_ DM1/ ADC0_ DM2 | | | | | | | | |

| 121 | 100 | 64 | 64 | Pin Name | Default | ALT0 | ALT1 | ALT2 | ALT3 | ALT4 | ALT5 | ALT6 | ALT7 | EzPort |
|-----|------|------|------------|--|--|--|------|------|------|------|------|------|------|--------|
| BGA | LQFP | LQFP | MAP BGA | | | | | | | | | | | |
| K1 | 18 | 9 | G1 | ADC0_ DP0/ ADC1_DP3 | ADC0_ DP0/ ADC1_DP3 | ADC0_ DP0/ ADC1_DP3 | | | | | | | | |
| K2 | 19 | 10 | F1 | ADC0_ DM0/ ADC1_ DM3 | ADC0_ DM0/ ADC1_ DM3 | ADC0_ DM0/ ADC1_ DM3 | | | | | | | | |
| L1 | 20 | 11 | G2 | ADC1_ DP0/ ADC0_DP3 | ADC1_ DP0/ ADC0_DP3 | ADC1_ DP0/ ADC0_DP3 | | | | | | | | |
| L2 | 21 | 12 | F2 | ADC1_ DM0/ ADC0_ DM3 | ADC1_ DM0/ ADC0_ DM3 | ADC1_ DM0/ ADC0_ DM3 | | | | | | | | |
| F5 | 22 | 13 | F4 | VDDA | VDDA | VDDA | | | | | | | | |
| G5 | 23 | 14 | G4 | VREFH | VREFH | VREFH | | | | | | | | |
| G6 | 24 | 15 | G3 | VREFL | VREFL | VREFL | | | | | | | | |
| F6 | 25 | 16 | F3 | VSSA | VSSA | VSSA | | | | | | | | |
| J3 | _ | _ | - | ADC1_ SE16/ ADC0_ SE22 | ADC1_ SE16/ ADC0_ SE22 | ADC1_ SE16/ ADC0_ SE22 | | | | | | | | |
| H3 | ı | ı | I | ADC0_ SE16/ CMP1_IN2/ ADC0_ SE21 | ADC0_ SE16/ CMP1_IN2/ ADC0_ SE21 | ADC0_ SE16/ CMP1_IN2/ ADC0_ SE21 | | | | | | | | |
| L3 | 26 | 17 | H1 | VREF_ OUT/ CMP1_IN5/ CMP0_IN5/ ADC1_ SE18 | VREF_ OUT/ CMP1_IN5/ CMP0_IN5/ ADC1_ SE18 | VREF_ OUT/ CMP1_IN5/ CMP0_IN5/ ADC1_ SE18 | | | | | | | | |
| K5 | 27 | 18 | H2 | DACO_ OUT/ CMP1_IN3/ ADCO_ SE23 | DACO_ OUT/ CMP1_IN3/ ADCO_ SE23 | DACO_ OUT/ CMP1_IN3/ ADCO_ SE23 | | | | | | | | |
| K4 | - | - | _ | DAC1_ OUT/ CMP0_IN4/ ADC1_ SE23 | DAC1_ OUT/ CMP0_IN4/ ADC1_ SE23 | DAC1_ OUT/ CMP0_IN4/ ADC1_ SE23 | | | | | | | | |
| L7 | - | - | - | RTC_ Wakeup_ B | RTC_ Wakeup_ B | RTC_ Wakeup_ B | | | | | | | | |
| L4 | 28 | 19 | H3 | XTAL32 | XTAL32 | XTAL32 | | | | | | | | |
| L5 | 29 | 20 | H4 | EXTAL32 | EXTAL32 | EXTAL32 | | | | | | | | |

| 121 BGA | 100 LQFP | 64 LQFP | 64 MAP BGA | Pin Name | Default | ALT0 | ALT1 | ALT2 | ALT3 | ALT4 | ALT5 | ALT6 | ALT7 | EzPort |
|------------|-------------|------------|------------------|-------------------------|---|---------------|-------------------------|-----------------|-----------------|------|----------|------------------|--------------------------------|----------|
| K6 | 30 | 21 | H5 | VBAT | VBAT | VBAT | | | | | | | | |
| H5 | 31 | - | - | PTE24 | ADC0_ SE17 | ADC0_ SE17 | PTE24 | | | | I2C0_SCL | EWM_ OUT_b | | |
| J5 | 32 | - | - | PTE25 | ADC0_ SE18 | ADC0_ SE18 | PTE25 | | | | I2C0_SDA | EWM_IN | | |
| H6 | 33 | _ | _ | PTE26/ CLKOUT32 K | DISABLED | | PTE26/ CLKOUT32 K | | | | | RTC_ CLKOUT | USB_ CLKIN | |
| J6 | 34 | 22 | D3 | PTA0 | JTAG_ TCLK/ SWD_CLK/ EZP_CLK | | PTA0 | UARTO_ CTS_b | FTM0_CH5 | | | | JTAG_ TCLK/ SWD_CLK | EZP_CLK |
| H8 | 35 | 23 | D4 | PTA1 | JTAG_TDI/ EZP_DI | | PTA1 | UARTO_RX | FTM0_CH6 | | | | JTAG_TDI | EZP_DI |
| J7 | 36 | 24 | E5 | PTA2 | JTAG_ TDO/ TRACE_ SWO/ EZP_DO | | PTA2 | UARTO_TX | FTM0_CH7 | | | | JTAG_ TDO/ TRACE_ SWO | EZP_DO |
| H9 | 37 | 25 | D5 | PTA3 | JTAG_ TMS/ SWD_DIO | | PTA3 | UARTO_ RTS_b | FTM0_CH0 | | | | JTAG_ TMS/ SWD_DIO | |
| J8 | 38 | 26 | G5 | PTA4/ LLWU_P3 | NMI_b/ EZP_CS_b | | PTA4/ LLWU_P3 | | FTM0_CH1 | | | | NMI_b | EZP_CS_b |
| K7 | 39 | 27 | F5 | PTA5 | DISABLED | | PTA5 | USB_ CLKIN | FTM0_CH2 | | | I2S0_TX_ BCLK | JTAG_ TRST_b | |
| E5 | 40 | 1 | - | VDD | VDD | VDD | | | | | | | | |
| G3 | 41 | _ | _ | VSS | VSS | VSS | | | | | | | | |
| J9 | _ | _ | _ | PTA10 | DISABLED | | PTA10 | | FTM2_CH0 | | | FTM2_QD_ PHA | | |
| J4 | _ | _ | _ | PTA11 | DISABLED | | PTA11 | | FTM2_CH1 | | | FTM2_QD_ PHB | | |
| K8 | 42 | 28 | H6 | PTA12 | DISABLED | | PTA12 | | FTM1_CH0 | | | I2S0_TXD0 | FTM1_QD_ PHA | |
| L8 | 43 | 29 | G6 | PTA13/ LLWU_P4 | DISABLED | | PTA13/ LLWU_P4 | | FTM1_CH1 | | | I2S0_TX_ FS | FTM1_QD_ PHB | |
| K9 | 44 | _ | _ | PTA14 | DISABLED | | PTA14 | SPIO_ PCS0 | UART0_TX | | | I2S0_RX_ BCLK | | |
| L9 | 45 | _ | _ | PTA15 | DISABLED | | PTA15 | SPI0_SCK | UARTO_RX | | | I2S0_RXD0 | | |
| J10 | 46 | ı | ı | PTA16 | DISABLED | | PTA16 | SPIO_ SOUT | UARTO_ CTS_b | | | I2S0_RX_ FS | | |
| H10 | 47 | _ | _ | PTA17 | ADC1_ SE17 | ADC1_ SE17 | PTA17 | SPI0_SIN | UARTO_ RTS_b | | | I2SO_ MCLK | | |
| L10 | 48 | 30 | G7 | VDD | VDD | VDD | | | | | | | | |
| K10 | 49 | 31 | H7 | VSS | VSS | VSS | | | | | | | | |

| 121 | 100 | 64 | 64 | Pin Name | Default | ALT0 | ALT1 | ALT2 | ALT3 | ALT4 | ALT5 | ALT6 | ALT7 | EzPort |
|-----|------|------|------------|------------------|---------------------------|---------------------------|------------------|---------------|-------------------|------------------|---------|-----------------|------|--------|
| BGA | LQFP | LQFP | MAP BGA | | | | | | | | | | | |
| L11 | 50 | 32 | H8 | PTA18 | EXTAL0 | EXTAL0 | PTA18 | | FTM0_ FLT2 | FTM_ CLKIN0 | | | | |
| K11 | 51 | 33 | G8 | PTA19 | XTAL0 | XTAL0 | PTA19 | | FTM1_ FLT0 | FTM_ CLKIN1 | | LPTMR0_ ALT1 | | |
| J11 | 52 | 34 | F8 | RESET_b | RESET_b | RESET_b | | | | | | | | |
| H11 | ı | - | _ | PTA29 | DISABLED | | PTA29 | | | | | FB_A24 | | |
| G11 | 53 | 35 | F7 | PTB0/ LLWU_P5 | ADC0_ SE8/ ADC1_SE8 | ADC0_ SE8/ ADC1_SE8 | PTB0/ LLWU_P5 | I2C0_SCL | FTM1_CH0 | | | FTM1_QD_ PHA | | |
| G10 | 54 | 36 | F6 | PTB1 | ADC0_ SE9/ ADC1_SE9 | ADC0_ SE9/ ADC1_SE9 | PTB1 | I2CO_SDA | FTM1_CH1 | | | FTM1_QD_ PHB | | |
| G9 | 55 | 37 | E7 | PTB2 | ADC0_ SE12 | ADC0_ SE12 | PTB2 | I2C0_SCL | UARTO_ RTS_b | | | FTM0_ FLT3 | | |
| G8 | 56 | 38 | E8 | PTB3 | ADC0_ SE13 | ADC0_ SE13 | PTB3 | I2C0_SDA | UARTO_ CTS_b | | | FTM0_ FLT0 | | |
| F11 | 1 | - | - | PTB6 | ADC1_ SE12 | ADC1_ SE12 | PTB6 | | | | FB_AD23 | | | |
| E11 | - | - | - | PTB7 | ADC1_ SE13 | ADC1_ SE13 | PTB7 | | | | FB_AD22 | | | |
| D11 | - | - | - | PTB8 | DISABLED | | PTB8 | | LPUARTO_ RTS_b | | FB_AD21 | | | |
| E10 | 57 | - | _ | PTB9 | DISABLED | | PTB9 | SPI1_ PCS1 | LPUARTO_ CTS_b | | FB_AD20 | | | |
| D10 | 58 | _ | _ | PTB10 | ADC1_ SE14 | ADC1_ SE14 | PTB10 | SPI1_ PCS0 | LPUART0_ RX | | FB_AD19 | FTM0_ FLT1 | | |
| C10 | 59 | - | _ | PTB11 | ADC1_ SE15 | ADC1_ SE15 | PTB11 | SPI1_SCK | LPUARTO_ TX | | FB_AD18 | FTM0_ FLT2 | | |
| _ | 60 | _ | _ | VSS | VSS | VSS | | | | | | | | |
| _ | 61 | _ | _ | VDD | VDD | VDD | | | | | | | | |
| B10 | 62 | 39 | E6 | PTB16 | DISABLED | | PTB16 | SPI1_ SOUT | UARTO_RX | FTM_ CLKIN0 | FB_AD17 | EWM_IN | | |
| E9 | 63 | 40 | D7 | PTB17 | DISABLED | | PTB17 | SPI1_SIN | UARTO_TX | FTM_ CLKIN1 | FB_AD16 | EWM_ OUT_b | | |
| D9 | 64 | 41 | D6 | PTB18 | DISABLED | | PTB18 | | FTM2_CH0 | I2S0_TX_ BCLK | FB_AD15 | FTM2_QD_ PHA | | |
| C9 | 65 | 42 | C7 | PTB19 | DISABLED | | PTB19 | | FTM2_CH1 | I2S0_TX_ FS | FB_OE_b | FTM2_QD_ PHB | | |
| F10 | 66 | - | - | PTB20 | DISABLED | | PTB20 | | | | FB_AD31 | CMP0_ OUT | | |
| F9 | 67 | - | - | PTB21 | DISABLED | | PTB21 | | | | FB_AD30 | CMP1_ OUT | | |
| F8 | 68 | _ | _ | PTB22 | DISABLED | | PTB22 | | | | FB_AD29 | | | |
| E8 | 69 | - | - | PTB23 | DISABLED | | PTB23 | | SPI0_ PCS5 | | FB_AD28 | | | |

| 121 | 100 | 64 | 64 | Pin Name | Default | ALT0 | ALT1 | ALT2 | ALT3 | ALT4 | ALT5 | ALT6 | ALT7 | EzPort |
|-----|------|------|------------|--------------------|----------------------------|----------------------------|--------------------|---------------|-----------------|------------------|--|------------------|-------------------|--------|
| BGA | LQFP | LQFP | MAP BGA | | | | | | | | | | | |
| B9 | 70 | 43 | D8 | PTC0 | ADC0_ SE14 | ADC0_ SE14 | PTC0 | SPI0_ PCS4 | PDB0_ EXTRG | USB_SOF_ OUT | FB_AD14 | | | |
| D8 | 71 | 44 | C6 | PTC1/ LLWU_P6 | ADC0_ SE15 | ADC0_ SE15 | PTC1/ LLWU_P6 | SPI0_ PCS3 | UART1_ RTS_b | FTM0_CH0 | FB_AD13 | I2SO_TXD0 | LPUARTO_ RTS_b | |
| C8 | 72 | 45 | B7 | PTC2 | ADC0_ SE4b/ CMP1_IN0 | ADC0_ SE4b/ CMP1_IN0 | PTC2 | SPI0_ PCS2 | UART1_ CTS_b | FTM0_CH1 | FB_AD12 | 12S0_TX_ FS | LPUART0_ CTS_b | |
| B8 | 73 | 46 | C8 | PTC3/ LLWU_P7 | CMP1_IN1 | CMP1_IN1 | PTC3/ LLWU_P7 | SPI0_ PCS1 | UART1_RX | FTM0_CH2 | CLKOUT | I2S0_TX_ BCLK | LPUART0_ RX | |
| _ | 74 | 47 | E3 | VSS | VSS | VSS | | | | | | | | |
| _ | 75 | 48 | E4 | VDD | VDD | VDD | | | | | | | | |
| A8 | 76 | 49 | B8 | PTC4/ LLWU_P8 | DISABLED | | PTC4/ LLWU_P8 | SPIO_ PCS0 | UART1_TX | FTM0_CH3 | FB_AD11 | CMP1_ OUT | LPUARTO_ TX | |
| D7 | 77 | 50 | A8 | PTC5/ LLWU_P9 | DISABLED | | PTC5/ LLWU_P9 | SPI0_SCK | LPTMR0_ ALT2 | 12S0_RXD0 | FB_AD10 | CMP0_ OUT | FTM0_CH2 | |
| C7 | 78 | 51 | A7 | PTC6/ LLWU_P10 | CMP0_IN0 | CMP0_IN0 | PTC6/ LLWU_P10 | SPI0_ SOUT | PDB0_ EXTRG | I2SO_RX_ BCLK | FB_AD9 | I2SO_ MCLK | | |
| B7 | 79 | 52 | B6 | PTC7 | CMP0_IN1 | CMP0_IN1 | PTC7 | SPI0_SIN | USB_SOF_ OUT | I2S0_RX_ FS | FB_AD8 | | | |
| A7 | 80 | 53 | A6 | PTC8 | ADC1_ SE4b/ CMP0_IN2 | ADC1_ SE4b/ CMP0_IN2 | PTC8 | | FTM3_CH4 | I2SO_ MCLK | FB_AD7 | | | |
| D6 | 81 | 54 | B5 | PTC9 | ADC1_ SE5b/ CMP0_IN3 | ADC1_ SE5b/ CMP0_IN3 | PTC9 | | FTM3_CH5 | I2SO_RX_ BCLK | FB_AD6 | FTM2_ FLT0 | | |
| C6 | 82 | 55 | B4 | PTC10 | ADC1_ SE6b | ADC1_ SE6b | PTC10 | I2C1_SCL | FTM3_CH6 | I2S0_RX_ FS | FB_AD5 | | | |
| C5 | 83 | 56 | A5 | PTC11/ LLWU_P11 | ADC1_ SE7b | ADC1_ SE7b | PTC11/ LLWU_P11 | I2C1_SDA | FTM3_CH7 | | FB_RW_b | | | |
| В6 | 84 | ı | I | PTC12 | DISABLED | | PTC12 | | | | FB_AD27 | FTM3_ FLT0 | | |
| A6 | 85 | _ | - | PTC13 | DISABLED | | PTC13 | | | | FB_AD26 | | | |
| A5 | 86 | _ | _ | PTC14 | DISABLED | | PTC14 | | | | FB_AD25 | | | |
| B5 | 87 | _ | _ | PTC15 | DISABLED | | PTC15 | | | | FB_AD24 | | | |
| _ | 88 | _ | _ | VSS | VSS | VSS | | | | | | | | |
| _ | 89 | _ | _ | VDD | VDD | VDD | | | | | | | | |
| D5 | 90 | I | | PTC16 | DISABLED | | PTC16 | | LPUARTO_ RX | | FB_CS5_b/ FB_TSIZ1/ FB_BE23_ 16_BLS15_ 8_b | | | |
| C4 | 91 | _ | _ | PTC17 | DISABLED | | PTC17 | | LPUARTO_ TX | | FB_CS4_b/ FB_TSIZ0/ FB_BE31_ 24_BLS7_ 0_b | | | |

| 121 BGA | 100 LQFP | 64 LQFP | 64 MAP | Pin Name | Default | ALT0 | ALT1 | ALT2 | ALT3 | ALT4 | ALT5 | ALT6 | ALT7 | EzPort |
|------------|-------------|------------|-----------|-------------------|---------------|---------------|-------------------|---------------|-------------------|----------|---|-------------------|---------------|--------|
| DUA | LUIT | LUIT | BGA | | | | | | | | | | | |
| B4 | 92 | - | _ | PTC18 | DISABLED | | PTC18 | | LPUARTO_ RTS_b | | FB_TBST_ b/ FB_CS2_b/ FB_BE15_ 8_BLS23_ 16_b | | | |
| A4 | ı | - | ı | PTC19 | DISABLED | | PTC19 | | LPUARTO_ CTS_b | | FB_CS3_b/ FB_BE7_ 0_BLS31_ 24_b | FB_TA_b | | |
| D4 | 93 | 57 | C3 | PTD0/ LLWU_P12 | DISABLED | | PTD0/ LLWU_P12 | SPIO_ PCS0 | UART2_ RTS_b | FTM3_CH0 | FB_ALE/ FB_CS1_b/ FB_TS_b | LPUARTO_ RTS_b | | |
| D3 | 94 | 58 | A4 | PTD1 | ADC0_ SE5b | ADC0_ SE5b | PTD1 | SPI0_SCK | UART2_ CTS_b | FTM3_CH1 | FB_CS0_b | LPUARTO_ CTS_b | | |
| C3 | 95 | 59 | C2 | PTD2/ LLWU_P13 | DISABLED | | PTD2/ LLWU_P13 | SPIO_ SOUT | UART2_RX | FTM3_CH2 | FB_AD4 | LPUARTO_ RX | I2C0_SCL | |
| В3 | 96 | 60 | В3 | PTD3 | DISABLED | | PTD3 | SPI0_SIN | UART2_TX | FTM3_CH3 | FB_AD3 | LPUARTO_ TX | I2C0_SDA | |
| A3 | 97 | 61 | A3 | PTD4/ LLWU_P14 | DISABLED | | PTD4/ LLWU_P14 | SPIO_ PCS1 | UARTO_ RTS_b | FTM0_CH4 | FB_AD2 | EWM_IN | SPI1_ PCS0 | |
| A2 | 98 | 62 | C1 | PTD5 | ADC0_ SE6b | ADC0_ SE6b | PTD5 | SPI0_ PCS2 | UARTO_ CTS_b | FTM0_CH5 | FB_AD1 | EWM_ OUT_b | SPI1_SCK | |
| F7 | - | _ | - | VSS | VSS | VSS | | | | | | | | |
| E7 | _ | _ | _ | VDD | VDD | VDD | | | | | | | | |
| B2 | 99 | 63 | B2 | PTD6/ LLWU_P15 | ADC0_ SE7b | ADC0_ SE7b | PTD6/ LLWU_P15 | SPIO_ PCS3 | UARTO_RX | FTM0_CH6 | FB_AD0 | FTM0_ FLT0 | SPI1_ SOUT | |
| A1 | 100 | 64 | A2 | PTD7 | DISABLED | | PTD7 | | UARTO_TX | FTM0_CH7 | | FTM0_ FLT1 | SPI1_SIN | |
| A10 | 1 | - | - | PTD8 | DISABLED | | PTD8 | I2C0_SCL | | | LPUARTO_ RX | FB_A16 | | |
| A9 | ı | - | - | PTD9 | DISABLED | | PTD9 | I2CO_SDA | | | LPUARTO_ TX | FB_A17 | | |
| B1 | ı | - | - | PTD10 | DISABLED | | PTD10 | | | | LPUARTO_ RTS_b | FB_A18 | | |
| C2 | ı | - | - | PTD11 | DISABLED | | PTD11 | | | | LPUARTO_ CTS_b | FB_A19 | | |
| C1 | - | - | - | PTD12 | DISABLED | | PTD12 | | FTM3_ FLT0 | | | FB_A20 | | |
| D2 | - | _ | _ | PTD13 | DISABLED | | PTD13 | | | | | FB_A21 | | |
| D1 | - | - | - | PTD14 | DISABLED | | PTD14 | | | | | FB_A22 | | |
| E1 | - | - | _ | PTD15 | DISABLED | | PTD15 | | | | | FB_A23 | | |
| A11 | - | - | _ | NC | NC | NC | | | | | | | | |
| K3 | _ | _ | _ | NC | NC | NC | | | | | | | | |
| H4 | - | - | - | NC | NC | NC | | | | | | | | |

| 121 BGA | 100 LQFP | 64 LQFP | 64 MAP BGA | Pin Name | Default | ALT0 | ALT1 | ALT2 | ALT3 | ALT4 | ALT5 | ALT6 | ALT7 | EzPort |
|------------|-------------|------------|------------------|----------|---------|------|------|------|------|------|------|------|------|--------|
| B11 | _ | _ | _ | NC | NC | NC | | | | | | | | |
| C11 | _ | _ | _ | NC | NC | NC | | | | | | | | |

5.2 K22 Pinouts

The following figure shows the pinout diagram for the devices supported by this document. Many signals may be multiplexed onto a single pin. To determine what signals can be used on which pin, see the previous section.




Figure 32. K22F 64 LQFP pinout diagram (top view)

| | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | _ |
|---|--|-----------------------|-------------------|---------|--------------------|-------------------|-------------------|------------------|---|
| Α | PTE0/ CLKOUT32K | PTD7 | PTD4/ LLWU_P14 | PTD1 | PTC11/ LLWU_P11 | PTC8 | PTC6/ LLWU_P10 | PTC5/ LLWU_P9 | А |
| В | PTE1/ LLWU_P0 | PTD6/ LLWU_P15 | PTD3 | PTC10 | PTC9 | PTC7 | PTC2 | PTC4/ LLWU_P8 | В |
| С | PTD5 | PTD2/ LLWU_P13 | PTD0/ LLWU_P12 | VSS | VDD | PTC1/ LLWU_P6 | PTB19 | PTC3/ LLWU_P7 | С |
| D | USB0_DM | VREGIN | PTA0 | PTA1 | PTA3 | PTB18 | PTB17 | PTC0 | D |
| E | USB0_DP | VOUT33 | VSS | VDD | PTA2 | PTB16 | PTB2 | PTB3 | Е |
| F | ADC0_DM0/ ADC1_DM3 | ADC1_DM0/ ADC0_DM3 | | VDDA | PTA5 | PTB1 | PTB0/ LLWU_P5 | RESET_b | F |
| G | | ADC1_DP0/ ADC0_DP3 | VREFL | VREFH | PTA4/ LLWU_P3 | PTA13/ LLWU_P4 | VDD | PTA19 | G |
| Н | VREF_OUT/ CMP1_IN5/ CMP0_IN5/ ADC1_SE18 | CMP1 INS/ | VTALOO | EXTAL32 | VBAT | PTA12 | VSS | PTA18 | н |
| | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | |

Figure 33. K22F 64 MAPBGA pinout diagram (transparent top view)




Figure 34. K22F 100 LQFP pinout diagram (top view)

| | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | |
|---|-----------------------|-----------------------|--|--------------------|-------------------------------------|---------------------|-------------------|-------------------|-------|-------|------------------|---|
| Α | PTD7 | PTD5 | PTD4/ LLWU_P14 | PTC19 | PTC14 | PTC13 | PTC8 | PTC4/ LLWU_P8 | PTD9 | PTD8 | NC | А |
| В | PTD10 | PTD6/ LLWU_P15 | PTD3 | PTC18 | PTC15 | PTC12 | PTC7 | PTC3/ LLWU_P7 | PTC0 | PTB16 | NC | В |
| С | PTD12 | PTD11 | PTD2/ LLWU_P13 | PTC17 | PTC11/ LLWU_P11 | PTC10 | PTC6/ LLWU_P10 | PTC2 | PTB19 | PTB11 | NC | С |
| D | PTD14 | PTD13 | PTD1 | PTD0/ LLWU_P12 | PTC16 | PTC9 | PTC5/ LLWU_P9 | PTC1/ LLWU_P6 | PTB18 | PTB10 | PTB8 | D |
| E | PTD15 | PTE2/ LLWU_P1 | PTE1/ LLWU_P0 | PTE0/ CLKOUT32K | VDD | VDD | VDD | PTB23 | PTB17 | PTB9 | PTB7 | Е |
| F | USB0_DP | USB0_DM | PTE6 | PTE3 | VDDA | VSSA | VSS | PTB22 | PTB21 | PTB20 | PTB6 | F |
| G | VOUT33 | VREGIN | VSS | PTE5 | VREFH | VREFL | VSS | PTB3 | PTB2 | PTB1 | PTB0/ LLWU_P5 | G |
| Н | ADC0_DP1 | ADC0_DM1 | ADC0_SE16, CMP1_IN2/ ADC0_SE21 | NC | PTE24 | PTE26/ CLKOUT32K | PTE4/ LLWU_P2 | PTA1 | PTA3 | PTA17 | PTA29 | н |
| J | | | ADC1_SE16, ADC0_SE22 | | PTE25 | PTA0 | PTA2 | PTA4/ LLWU_P3 | PTA10 | PTA16 | RESET_b | J |
| К | ADC0_DP0/ ADC1_DP3 | ADC0_DM0/ ADC1_DM3 | NC | | DAC0_OUT/ CMP1_IN3/ ADC0_SE23 | VBAT | PTA5 | PTA12 | PTA14 | VSS | PTA19 | К |
| L | | ADC1_DM0/ ADC0_DM3 | VREF_OUT/ CMP1_IN5/ CMP0_IN5/ ADC1_SE18 | XTAL32 | EXTAL32 | VSS | RTC_ WAKEUP_B | PTA13/ LLWU_P4 | PTA15 | VDD | PTA18 | L |
| | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 1 |

Figure 35. K22F 121 XFBGA pinout diagram (transparent top view)

6 Part identification

6.1 Description

Part numbers for the chip have fields that identify the specific part. You can use the values of these fields to determine the specific part you have received.

6.2 Format

Part numbers for this device have the following format:

Q K## A M FFF R T PP CC N

6.3 Fields

This table lists the possible values for each field in the part number (not all combinations are valid):

| Field | Description | Values |
|-------|-----------------------------|--|
| Q | Qualification status | M = Fully qualified, general market flow, full reel P = Prequalification K = Fully qualified, general market flow, 100 piece reel |
| K## | Kinetis family | • K22 |
| A | Key attribute | D = Cortex-M4 w/ DSP F = Cortex-M4 w/ DSP and FPU |
| М | Flash memory type | N = Program flash only X = Program flash and FlexMemory |
| FFF | Program flash memory size | 128 = 128 KB 256 = 256 KB 512 = 512 KB |
| R | Silicon revision | Z = Initial (Blank) = Main A = Revision after main |
| Т | Temperature range (°C) | V = -40 to 105 C = -40 to 85 |
| PP | Package identifier | LH = 64 LQFP (10 mm x 10 mm) MP = 64 MAPBGA (5 mm x 5 mm) LL = 100 LQFP (14 mm x 14 mm) MC = 121 XFBGA (8 mm x 8 mm) DC = 121 XFBGA (8 mm x 8 mm x 0.5 mm) |
| СС | Maximum CPU frequency (MHz) | 5 = 50 MHz 7 = 72 MHz 10 = 100 MHz 12 = 120 MHz 15 = 150 MHz |
| N | Packaging type | R = Tape and reel |

6.4 Example

This is an example part number:

MK22FN512VDC12

6.5 121-pin XFBGA part marking

The 121-pin XFBGA package parts follow the part-marking scheme in the following table.

Table 50. 121-pin XFBGA part marking

| MK Partnumber | MK Part Marking |
|----------------|-----------------|
| MK22FN512VDC12 | M22J9VDC |

6.6 64-pin MAPBGA part marking

The 64-pin MAPBGA package parts follow the part-marking scheme in the following table.

Table 51. 64-pin MAPBGA part marking

| MK Partnumber | MK Part Marking |
|----------------|-----------------|
| MK22FN512VMP12 | M22J9V |

7 Revision History

The following table provides a revision history for this document.

Table 52. Revision History

| Rev. No. | Date | Substantial Changes |
|----------|--------|---|
| 5 | 4/2015 | On page 1: Added the certified USB-IF Logo In first bullet of introduction, updated power consumption data to align with the data in the "Power consumption operating behaviors" table In second bullet of introduction, added "USB FS device crystal-less functionality" |

Table 52. Revision History (continued)

| Rev. No. | Date | Substantial Changes |
|----------|--------|--|
| | | Under "Security and integrity modules" added "Hardware random-number generator" Under "Communication interfaces," updated I²C bullet to indicate support for up to 1 Mbps operation Under "Operating characteristics," specified that voltage range includes flash writes In figure, "Functional block diagram," added "Random-number generator." In "Voltage and current operating requirements" table: Removed content related to positive injection Updated footnote 1 to say that all analog and I/O pins are internally clamped to V_{SS} only (not V_{SS} and V_{DD})through ESD protection diodes. In "Power consumption operating behaviors" table: Added additional temperature data in power consumption table Added Max IDD values based on characterization results equivalent to mean + 3 sigma Updated "EMC radiated emissions operating behaviors" table In "Thermal operating requirements" table, added the following footnote for ambient temperature: "Maximum T_A can be exceeded only if the user ensures that T_J does not exceed maximum T_J. The simplest method to determine T_J is: T_J = T_A + O_{JA} x chip power dissipation" Updated "IRC48M Specifications": |
| 4 | 7/2014 | Corrected part marking shown in "64-pin MAPBGA part marking" table In "Power consumption operating behaviors table": Updated existing typical power measurements Added new typical power measurements for the following: IDD_HSRUN (High Speed Run mode current executing CoreMark code) IDD_RUNCO (Run mode current in Compute operation, executing CoreMark code) IDD_RUN (Run mode current in Compute operation, executing while(1) loop) IDD_VLPR (Very Low Power mode current executing CoreMark code) IDD_VLPR (Very Low Power Run mode current in Compute operation, executing while(1) loop) In "Thermal attributes" table, added values for 64 MAPBGA package |
| 3 | 5/2014 | In "Voltage and current operating ratings" table, updated maximum digital supply current Updated "Voltage and current operating behaviors" table |

Table 52. Revision History (continued)

| Rev. No. | Date | Substantial Changes |
|----------|--------|---|
| | | Updated "Power mode transition operating behaviors" table Updated "Power consumption operating behaviors" table Updated "EMC radiated emissions operating behaviors for 64 LQFP package" table Updated "Thermal attributes" table Updated "MCG specifications" table Updated "IRC48M specifications" table Updated "16-bit ADC operating conditions" table Updated "Voltage reference electrical specifications" section Added "64-pin MAPBGA part marking" table |
| 2 | 3/2014 | Initial public release |

How to Reach Us:

Home Page:

freescale.com

Web Support:

freescale.com/support

Information in this document is provided solely to enable system and software implementers to use Freescale products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits based on the information in this document. Freescale reserves the right to make changes without further notice to any products herein.

Freescale makes no warranty, representation, or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in Freescale data sheets and/or specifications can and do vary in different applications, and actual performance may vary over time. All operating parameters, including "typicals," must be validated for each customer application by customer's technical experts. Freescale does not convey any license under its patent rights nor the rights of others. Freescale sells products pursuant to standard terms and conditions of sale, which can be found at the following address: freescale.com/SalesTermsandConditions.

Freescale, the Freescale logo, and Kinetis are trademarks of Freescale Semiconductor, Inc., Reg. U.S. Pat. & Tm. Off. All other product or service names are the property of their respective owners. ARM and Cortex are registered trademarks of ARM Limited (or its subsidiaries) in the EU and/or elsewhere. The USB-IF Logo is a registered trademark of USB Implementers Forum, Inc. All rights reserved.

© 2014-2015 Freescale Semiconductor, Inc.





Document Number K22P121M120SF7 Revision 5 4/2015