ECE 271 Design Project 12/6/2019 Alexander Eamons NES FSM dh-10MHz latch DCIK-10MHz latch ClK-30Hz done CIK=30Hz dore clh-data reset reset clkdata