CSCI 210: Computer Architecture Lecture 35: Caches 3

Stephen Checkoway

Oberlin College

May 18, 2022

Slides from Cynthia Taylor

Announcements


Problem Set 12 due one week from Thursday

Cache Lab (final project) due Wednesday, Jun. 1 at 21:00

Office Hours Friday 13:30 – 14:30

High-level cache strategy


- Divide all of memory into consecutive blocks
- Copy data (memory ←)
 cache) one block at a time
- Cache lookup:
 - Get the index of the block in the cache from the address
 - Check the valid bit; compare the tag to the address




V	Tag	Data
1	000042	FE FF 3C
0		
1	001234	32 A0 5C
0		
0		
1	000F3C	00 00 00
0		
0		

Example

- 64 blocks, 16 bytes/block
 - To what cache index does address 0x1234 map?
- Block address = $\lfloor 0x1234/16 \rfloor = 0x123$
- Index = 0x123 modulo 64 = 0x23
- No actual math required: just select appropriate bits from address!



Memory access



Direct Mapped Cache

data	byte addresses	A	В	C	D
X	00 00 01 00	Μ	М	Μ	М
<u>y</u>	00 00 10 00	Μ	М	Μ	<u>H</u>
Z	00 00 11 00	M	М	М	М
X	00 00 01 00	Η	Н	Η	<u>H</u>
У	00 00 10 00	Н	Н	Η	Н
W	00 01 01 00	Μ	M	Μ	M
X	00 00 01 00	M	М	Η	Н
y	00 00 10 00	Η	Н	Η	Н
W	00 01 01 00	Н	М	Η	Н
u	00 01 10 00	Μ	M	Μ	M
Z	00 00 11 00	Н	Н	М	Н
<u>y</u>	00 00 10 00	Η	M	Η	<u>H</u>
X	00 00 01 00	Н	M	М	М

E None are correct



Four blocks, each block holds four bytes

How do we know how big a block in cache is?

- A. Each block in the cache stores its size
- B. The length of the tag in the cache determines the block size
- C. The most significant bits of the address determine the block size
- D. The least significant bits of the address determine the block size
- E. For any given cache, the block size is constant

CACHE REPLACEMENT POLICIES

Cache Size vs Memory Size

■ U3D-C Charge Cable (2 111)

Configure to Order

Configure your MacBook Pro with these options, only at apple.com:

- 2.4GHz 8-core Intel Core i9, Turbo Boost up to 5.0GHz, with 16MB shared L3 cache
- 32GB of 2400MHz DDR4 memory

Memory is 2048 times bigger than cache

Cache Misses

- On cache hit, CPU proceeds normally
- On cache miss
 - Stall the CPU pipeline
 - Fetch block from next level of hierarchy
 - Instruction cache miss
 - Restart instruction fetch
 - Data cache miss
 - Complete data access

Cache replacement policy

- On a hit, return the requested data
- On a miss, load block from lower level in the memory hierarchy and write in cache; return the requested data
- Policy: Where in cache should the block be written? (With direct-mapped caches, there's only one possible location: block_address % number_of_blocks_in_cache)

Cache policy for stores

- Policy choice for a hit: Where do we write the data?
 - Write-back: Write to cache only
 - Write-through: Write to cache and also to the next lowest level of the memory hierarchy
- Policy choice for a miss
 - Write-allocate: Bring the block into cache and then do the write-hit policy
 - Write-around: Write only to memory

Store-hit policy: write-through

- Update cache block AND memory
- Makes writes take longer
 - e.g., if base CPI = 1, 10% of instructions are stores, write to memory takes 100 cycles
 - Effective CPI = $1 + 0.1 \times 100 = 11$
- Solution: write buffer
 - Holds data waiting to be written to memory
 - CPU continues immediately
 - Only stalls on write if write buffer is already full

Store-hit policy: write-back

- Only update the block in cache
 - Keep track of whether each block is "dirty" (i.e., it has a different value than in memory)
- When a dirty block is replaced
 - Write it back to memory
 - Can use a write buffer to allow replacing block to be read first
- Faster than write-through, but more complex

V	D	Tag	Dat	a		
1	0	000042	FE	FF	3C	•••
0						
1	1	001234	65	82	5C	•••
0						
0						
1	0	000F3C	00	00	00	•••
0						
0						

Store-miss policy: write-around

Only write the data to memory

 Good for initialization where lots of memory is written at once but won't be read again soon

Store-miss policy: write-allocate

- Read a block from memory (just like a load miss)
- Perform the write according to the store-hit policy (i.e., write in cache or write in both cache and memory)

 Good for when data is likely to be read shortly after being written (temporal locality)

Store Policies

- Given either high store locality or low store locality, which policies might you expect to find?
- Write-allocate: create block in cache. Write-around: don't create block. Write-through: update cache + memory. Write-back: update cache only.

Selection	High	Locality	Low Locality				
	Miss Policy	Hit Policy	Miss Policy	Hit Policy			
A	Write-allocate	Write-through	Write-around	Write-back			
В	Write-around	Write-through	Write-allocate	Write-back			
C	Write-allocate	Write-back	Write-around	Write-through			
D	Write-around	Write-back	Write-allocate	Write-through			
Е	None of the above	re					

Common policy choices


- Write-back + write-allocate
 - Dirty blocks are written to memory only when replaced
 - Stores bring block into cache
 - Subsequent loads/stores will cause cache hits (unless the block is evicted)
- Write-through + write-around
 - Writes always go to memory
 - Cache is mostly for loads

ASSOCIATIVE CACHES

Associative Caches

- Direct Mapped
 - Each block goes into 1 spot
 - Only search one entry
 - Associativity = 1
- What if we allow blocks to go into more than one spot?


Direct mapped




Associative Caches

- Fully associative
 - Allow a given block to go in any cache entry
 - Requires all entries to be searched at once
 - Comparator per entry (expensive)

Fully associative







Associative Caches

- *n*-way set associative
 - Each set contains n entries
 - Block number determines which set
 - (Block number) modulo (#Sets in cache)
 - Search all entries in a given set at once
 - n comparators (less expensive)

Set associative





Spectrum of associativity for 8-entry cache

One-way set associative (direct mapped)

Block	Tag	Data
0		
1		
2		
3		
4		
5		
6		
7		

Two-way set associative

Set	Tag	Data	Tag	Data
0				
1				
2				
3				

Four-way set associative

Set	Tag	Data	Tag	Data	Tag	Data	Tag	Data
0								
1								

Eight-way set associative (fully associative)

Tag	Data														


Memory addresses, block addresses, offsets



- Block size of 32 bytes (not bits!)
- 16-block, 2-way set associative cache
- Each address
 - A (32 5)-bit block address (in purple and blue)
 - A 5-bit offset into the block (in green)
- Block address can be divided into
 - A (32 3 5)-bit **tag** (purple)
 - A 3-bit cache index (blue)

V	Tag	Data	V	Tag	Data
0			0		
0			0		
0			1	3F2084	•••
0			0		
0			0		
1	15C9AC	•••	0		
0			0		
0			0		

Set Associative Cache Organization



Given a 256-entry, 8-way set associative cache with a block size of 64 bytes, how many bits are in the tag, index, and offset?

	Tag bits	Index bits	Offset bits
Α	32 - 5 - 6 = 21	5	6
В	32 - 3 - 5 = 24	3	5
С	32 - 8 - 6 = 18	8	6
D	32 - 6 - 5 = 21	6	5
Ε	32 - 6 - 3 = 23	6	3

Given a 256-entry, fully associative cache with a block size of 64 bytes, how many bits are in the tag, index, and offset?

	Tag bits	Index bits	Offset bits
Α	32 - 5 - 6 = 21	1	6
В	32 - 3 - 5 = 24	3	5
С	32 - 8 - 6 = 18	8	6
D	32 - 6 - 5 = 21	6	5
Ε	32 - 0 - 6 = 26	0	6

Associativity Example

- Compare 4-block caches
 - Direct mapped, 2-way set associative, fully associative
 - Block access sequence: 0, 8, 0, 6, 8
- Direct mapped

Block	Cache	Hit/miss	С	ache conter	nt after acces	SS
address	index		0	1	2	3
0	0					
8	0					
0	0					
6	2					
8	0					

Associativity Example: 0, 8, 0, 6, 8

2-way set associative

	Cache	Hit/miss	Cache content after access			
	index		Set 0	Set 1		
0	0					
8	0					
0	0					
6	0					
8	0					

Fully associative

Block address	Hit/miss	(Cache conter	t after access	5
0					
8					
0					
6					
8					

Replacement Policy

- Direct mapped: no choice
- Set associative
 - Prefer non-valid entry, if there is one
 - Otherwise, choose among entries in the set
 - Goal: Choose an entry we will not use in the future

Replacement Policy

- Least-recently used (LRU)
 - Choose the one unused for the longest time
 - Simple for 2-way, manageable for 4-way, too hard beyond that

Random

Gives approximately the same performance as LRU for high associativity

Three types of cache misses

- Compulsory (or cold-start) misses
 - first access to the data.
- Capacity misses
 - we missed only because the cache isn't big enough.
- Conflict misses
 - we missed because the data maps to the same index as other data that forced it out of the cache.

<u>address:</u>			
4	00000100		
8	00001000		
12	00001100		
4	00000100		
8	00001000		
20	00010100		
4	00000100		
8	00001000		
20	00010100		
24	00011000		
12	00001100		



DM cache

Cache Miss Type

Suppose you experience a cache miss on a block (let's call it block A). You have accessed block A in the past. There have been precisely 1027 different blocks accessed between your last access to block A and your current miss. Your block size is 32-bytes and you have a 64 kB cache (recall a kB = 1024 bytes). What kind of miss was this?

Selection	Cache Miss
A	Compulsory
В	Capacity
C	Conflict
D	Both Capacity and Conflict
E	None of the above

Reading

Next lecture: More Caches!

- Section 6.4

 Cache Lab (final project) due at the time of the final exam (which this class doesn't have)