Lecture 10 – Return-oriented programming

Stephen Checkoway
University of Illinois at Chicago
Based on slides by Bailey, Brumley, and Miller

ROP Overview

- Idea: We forge shellcode out of existing application logic gadgets
- Requirements:
  vulnerability + gadgets + some unrandomized code
- History:
  - No code randomized: Code injection
  - DEP enabled by default: ROP attacks using libc gadgets published 2007
  - ROP assemblers, compilers, shellcode generators
  - ASLR library load points: ROP attacks use .text segment gadgets
  - Today: all major OSes/compilers support position-independent executables

Image by Dino Dai Zovi

ROP Programming

1. Disassemble code (library or program)
2. Identify *useful* code sequences (usually ending in ret)
3. Assemble the useful sequences into reusable *gadgets**
4. Assemble gadgets into desired shellcode

* Forming gadgets is mostly useful when constructing complicated return-oriented shellcode by hand

A note on terminology

- When ROP was invented in 2007
  - Sequences of code ending in ret were the basic building blocks
  - Multiple sequences and data are assembled into reusable gadgets
- Subsequently
  - A gadget came to refer to any sequence of code ending in a ret
- In 2010
  - ROP without returns (e.g., code sequences ending in call or jmp)

There are many
semantically equivalent
ways to achieve the same
net shellcode effect

Equivalence

```
Mem[v2] = v1
```

Desired Logic



Stack

```
a1: mov eax, [esp]
a2: mov ebx, [esp+8]
a3: mov [ebx], eax
```

Implementation 1

Constant store gadget



eax	v_1
ebx	
eip	a_1

```
a1: pop eax;
a2: ret
a3: pop ebx;
a4: ret
a5: mov [ebx], eax
```

Implementation 2

Constant store gadget

`Mem[v2] = v1`

Desired Logic



Stack

eax	v_1
ebx	
eip	a_3

```
a1: pop eax;
a2: ret
a3: pop ebx;
a4: ret
a5: mov [ebx], eax
```

Implementation 2

Constant store gadget

`Mem[v2] = v1`

Desired Logic



Stack

eax	v_1
ebx	v_2
eip	a_3

```
a1: pop eax;
a2: ret
a3: pop ebx;
a4: ret
a5: mov [ebx], eax
```

Implementation 2

Constant store gadget

`Mem[v2] = v1`

Desired Logic



Stack

eax	v_1
ebx	v_2
eip	a_5

```
a1: pop eax;
a2: ret
a3: pop ebx;
a4: ret
a5: mov [ebx], eax
```

Implementation 2

Constant store gadget

`Mem[v2] = v1`

Desired Logic



Stack

eax	v_1
ebx	v_2
eip	a_5

```
a1: pop eax;
a2: ret
a3: pop ebx;
a4: ret
a5: mov [ebx], eax
```

Implementation 2

Equivalence



Return-Oriented Programming

```
Mem[v2] = v1
```

Desired *Shellcode*

- Find needed instruction gadgets at addresses a_1, a_2, and a_3 in *existing* code
- Overwrite stack to execute a_1, a_2, and then a_3



Return-Oriented Programming

`Mem[v2] = v1`

Desired *Shellcode*

```
a1: pop eax; ret
a2: pop ebx; ret
a3: mov [ebx], eax
```

Desired store executed!



What else can we do?

- Depends on the code we have access to
- Usually: Arbitrary Turing-complete behavior
  - Arithmetic
  - Logic
  - Conditionals and loops
  - Subroutines
  - Calling existing functions
  - System calls
- Sometimes: More limited behavior
  - Often enough for straight-line code and system calls

Comparing ROP to normal programming

	Normal programming	ROP
Instruction pointer	eip	esp
No-op	nop	ret
Unconditional jump	jmp address	set esp to address of gadget
Conditional jump	jnz address	set esp to address of gadget if some condition is met
Variables	memory and registers	mostly memory
Inter-instruction (inter-gadget) register and memory interaction	minimal, mostly explicit; e.g., adding two registers only affects the destination register	can be complex; e.g., adding two registers may involve modifying many registers which impacts other gadgets

Return-oriented conditionals

- Processors support instructions that conditionally change the PC
  - On x86
    - Jcc family: jz, jnz, jl, jle, etc. 33 in total
    - loop, loope, loopne
    - Based on condition codes mostly; and on ecx for some
  - On MIPS
    - beq, bne, blez, etc.
    - Based on comparison of registers
- Processors generally don’t support for conditionally changing the stack pointer (with some exceptions)

We want conditional jumps

- Unconditional jump addr
  - popl %eax
    ret
  - movl %eax, %esp
    ret

We want conditional jumps

- Unconditional jump addr
  - popl %eax
    ret
  - movl %eax, %esp
    ret



We want conditional jump

- Unconditional jump addr
  - popl %eax
    ret
  - movl %eax, %esp
    ret



We want conditional jump

- Unconditional jump addr
  - popl %eax
    ret
  - movl %eax, %esp
    ret



We want conditional jumps

- Unconditional jump addr
  - popl %eax
    ret
  - movl %eax, %esp
    ret



We want conditional jumps

- Unconditional jump addr
  - popl %eax
    ret
  - movl %eax, %esp
    ret



We want conditional jumps

- Unconditional jump addr
  - popl %eax
    ret
  - movl %eax, %esp
    ret



We want conditional jumps

- Unconditional jump addr
  - popl %eax
    ret
  - movl %eax, %esp
    ret
- Conditional jump addr, one way
  - Conditionally set a register to 0 or 0xffffffff
  - Perform a logical AND with the register and an offset
  - Add the result to esp

Conditionally set a register to 0 or 0xffffffff

- Compare registers eax and ebx and set ecx to
  - 0xffffffff if eax < ebx
  - 0 if eax >= ebx
- Ideally we would find a sequence like

```
cmpl %ebx, %eax        set carry flag cf according to eax - ebx
sbbl %ecx, %ecx        ecx ← ecx - ecx - cf; or ecx ← -cf
ret
```

- Unlikely to find this; instead look for cmp; ret and sbb; ret sequences

Performing a logical AND with a constant

- Pop the constant into a register using pop; ret
- Use an and; ret sequence

Updating the stack pointer

- Use an add esp; ret sequence

Putting it together

Conditional jump gadget
Load constant in edx gadget
Unconditional jump gadget



Putting it together

Register	Value
eax	10
ebx	20
ecx	108
edx	17



Putting it together

Register	Value
eax	10
ebx	20
ecx	108
edx	17



Putting it together

Register	Value
eax	10
ebx	20
ecx	108
edx	17

cf = 1



Putting it together

Register	Value
eax	10
ebx	20
ecx	108
edx	17

cf = 1



Putting it together

Register	Value
eax	10
ebx	20
ecx	0xffffffff
edx	17

cf = 1



Putting it together

Register	Value
eax	10
ebx	20
ecx	0xffffffff
edx	17



Putting it together

Register	Value
eax	20 = offset
ebx	20
ecx	0xffffffff
edx	17



Putting it together

Register	Value
eax	20 = offset
ebx	20
ecx	0xffffffff
edx	17



Putting it together

Register	Value
eax	20 = offset
ebx	20
ecx	0xffffffff
edx	17



Putting it together

Register	Value
eax	20 = offset
ebx	20
ecx	0xffffffff
edx	17



Putting it together

Register	Value
eax	20 = offset
ebx	20
ecx	0xffffffff
edx	17



Putting it together

Register	Value
eax	20 = offset
ebx	20
ecx	0xffffffff
edx	17



Putting it together

Register	Value
eax	20 = offset
ebx	20
ecx	0xffffffff
edx	37



Putting it together

Register	Value
eax	20 = offset
ebx	20
ecx	0xffffffff
edx	37



And again!

Register	Value
eax	500
ebx	20
ecx	108
edx	17



And again!

Register	Value
eax	500
ebx	20
ecx	108
edx	17



And again!

Register	Value
eax	500
ebx	20
ecx	108
edx	17

cf = 0



And again!

Register	Value
eax	500
ebx	20
ecx	108
edx	17

cf = 0



And again!

Register	Value
eax	500
ebx	20
ecx	0
edx	17



And again!

Register	Value
eax	500
ebx	20
ecx	0
edx	17



And again!

Register	Value
eax	20 = offset
ebx	20
ecx	0
edx	17



And again!

Register	Value
eax	20 = offset
ebx	20
ecx	0
edx	17



And again!

Register	Value
eax	0
ebx	20
ecx	0
edx	17



And again!

Register	Value
eax	0
ebx	20
ecx	0
edx	17



And again!

Register	Value
eax	0
ebx	20
ecx	0
edx	17



And again!

Register	Value
eax	0
ebx	20
ecx	0
edx	17



And again!

Register	Value
eax	0
ebx	20
ecx	0
edx	42



And again!

Register	Value
eax	0
ebx	20
ecx	0
edx	42



And again!

Register	Value
eax	addr
ebx	20
ecx	0
edx	42



And again!

Register	Value
eax	addr
ebx	20
ecx	0
edx	42



And again!

Register	Value
eax	addr
ebx	20
ecx	0
edx	42



And again!

Register	Value
eax	addr
ebx	20
ecx	0
edx	42



Compare

Register	Value
eax	10
ebx	20
ecx	108
edx	17

Register	Value
eax	20
ebx	20
ecx	0xffffffff
edx	37

```
if (eax < ebx)
        edx = 37;
else
        edx = 42;
```

Register	Value
eax	500
ebx	20
ecx	108
edx	17

Register	Value
eax	addr
ebx	20
ecx	0
edx	42