
# CSCI 210: Computer Architecture Lecture 27: Control Path


Oberlin College
Dec. 10, 2021

Slides from Cynthia Taylor

#### Data & Control Path




# R-Type Instruction




#### **Executing Load and Store Operations**


- compute memory address by adding base register to 16-bit signedextended offset field
- store value written to the Data Memory
- load value read from the Data Memory, written to the Register File
  RegWrite ALU control MemWrite



Which wire, if always 1 would break lw?



#### **Load Instruction**





#### **Executing Branch Operations**

 compare the operands read from the Register File during decode for equality (zero ALU output)


 compute the branch target address by adding the updated PC to the 16-bit signed-extended offset field in the instruction

#### **Executing Branch Operations**





#### Branch-on-Equal Instruction



#### **Control Truth Table**

		R-format	lw	sw	beq
Opcode		000000	100011	101011	000100
Outputs	RegDst	1	0	X	X
	ALUSrc	0	1	1	0
	MemtoReg	0	1	X	X
	RegWrite	1	1	0	0
	MemRead	0	1	0	0
	MemWrite	0	0	1	0
	Branch	0	0	0	1
	ALUOp1	1	0	0	0
	ALUOp0	0	0	0	1

#### Recall: PLAs

Derived from truth table using sum of products


Allow us to encode arbitrary functions

Used to derive control signals in the datapath

# Implementing Jumps


Jump 2 address 25:0

- Jump uses word address
- Update PC with concatenation of
  - Top 4 bits of old PC
  - 26-bit jump address
  - -00




Select	Best Answer	
A	Yes – we need both new control and datapath.	
В	Yes – we need just datapath.	
C	No – but we should for better performance.	
D	No – just changing control signals is fine.	
Е	Single cycle can't do jump register.	


# Datapath With Jumps Added



What will the Signals for Jump be?



### What would the control signals for addi be?



#### Questions on the Data & Control Path?

# Reading

- Next lecture: Pipeline
  - Section 5.7

Problem Set 9 due Friday

Lab 8 due Monday (two weeks)