

# HARDWARE REFERENCE INFORMATION

**Table 4-11. Key to Machine Instruction Encoding and Decoding (Cont'd.)**

IDENTIFIER	EXPLANATION
SRC-STR8	Byte string addressed by SI.
DEST-STR16	Word string addressed by DI.
SRC-STR16	Word string addressed by SI.
SHORT-LABEL	Label within $\pm 127$ bytes of instruction.
NEAR-PROC	Procedure in current code segment.
FAR-PROC	Procedure in another code segment.
NEAR-LABEL	Label in current code segment but farther than $-128$ to $+127$ bytes from instruction.
FAR-LABEL	Label in another code segment.
SOURCE-TABLE	XLAT translation table addressed by BX.
OPCODE	ESC opcode operand.
SOURCE	ESC register or memory operand.

**Table 4-12. 8086 Instruction Encoding**

## DATA TRANSFER

### MOV = Move:

Register/memory to/from register

Immediate to register/memory

Immediate to register

Memory to accumulator

Accumulator to memory

Register/memory to segment register

Segment register to register/memory

7 6 5 4 3 2 1 0	7 6 5 4 3 2 1 0	7 6 5 4 3 2 1 0	7 6 5 4 3 2 1 0	7 6 5 4 3 2 1 0	7 6 5 4 3 2 1 0
1 0 0 0 1 0 d w	mod reg r/m	(DISP-LO)	(DISP-HI)		
1 1 0 0 0 1 1 w	mod 0 0 0 r/m	(DISP-LO)	(DISP-HI)	data	data if w = 1
1 0 1 1 w reg	data	data if w = 1			
1 0 1 0 0 0 0 w	addr-lo	addr-hi			
1 0 1 0 0 0 1 w	addr-lo	addr-hi			
1 0 0 0 1 1 1 0	mod 0 SR r/m	(DISP-LO)	(DISP-HI)		
1 0 0 0 1 1 0 0	mod 0 SR r/m	(DISP-LO)	(DISP-HI)		

### PUSH = Push:

Register/memory

Register

Segment register

1 1 1 1 1 1 1 1	mod 1 1 0 r/m	(DISP-LO)	(DISP-HI)
0 1 0 1 0 reg			
0 0 0 reg 1 1 0			

### POP = Pop:

Register/memory

Register

Segment register

1 0 0 0 1 1 1 1	mod 0 0 0 r/m	(DISP-LO)	(DISP-HI)
0 1 0 1 1 reg			
0 0 0 reg 1 1 1			



**Table 4-12. 8086 Instruction Encoding (Cont'd.)**

**ARITHMETIC (Cont'd.)**

**SUB = Subtract:**

Reg/memory and register to either

Immediate from register/memory

Immediate from accumulator

7 6 5 4 3 2 1 0	7 6 5 4 3 2 1 0	7 6 5 4 3 2 1 0	7 6 5 4 3 2 1 0	7 6 5 4 3 2 1 0	7 6 5 4 3 2 1 0
0 0 1 0 1 0 d w	mod reg r/m	(DISP-LO)	(DISP-HI)		
1 0 0 0 0 s w	mod 1 0 1 r/m	(DISP-LO)	(DISP-HI)	data	data if s: w=01
0 0 1 0 1 1 0 w	data	data if w=1			

**SBB = Subtract with borrow:**

Reg/memory and register to either

Immediate from register/memory

Immediate from accumulator

0 0 0 1 1 0 d w	mod reg r/m	(DISP-LO)	(DISP-HI)		
1 0 0 0 0 s w	mod 0 1 1 r/m	(DISP-LO)	(DISP-HI)	data	data if s: w=01
0 0 0 1 1 1 0 w	data	data if w=1			

**DEC Decrement:**

Register/memory

Register

NEG Change sign

1 1 1 1 1 1 1 w	mod 0 0 1 r/m	(DISP-LO)	(DISP-HI)
0 1 0 0 1 reg			
1 1 1 1 0 1 1 w	mod 0 1 1 r/m	(DISP-LO)	(DISP-HI)

**CMP = Compare:**

Register/memory and register

Immediate with register/memory

Immediate with accumulator

AAS ASCII adjust for subtract

DAS Decimal adjust for subtract

MUL Multiply (unsigned)

IMUL Integer multiply (signed)

AAM ASCII adjust for multiply

DIV Divide (unsigned)

IDIV Integer divide (signed)

AAD ASCII adjust for divide

CBW Convert byte to word

CWD Convert word to double word

0 0 1 1 1 0 d w	mod reg r/m	(DISP-LO)	(DISP-HI)		
1 0 0 0 0 s w	mod 1 1 1 r/m	(DISP-LO)	(DISP-HI)	data	data if s: w=1
0 0 1 1 1 1 0 w	data				
0 0 1 1 1 1 1 1					
0 0 1 0 1 1 1 1					
1 1 1 1 0 1 1 w	mod 1 0 0 r/m	(DISP-LO)	(DISP-HI)		
1 1 1 1 0 1 1 w	mod 1 0 1 r/m	(DISP-LO)	(DISP-HI)		
1 1 0 1 0 1 0 0	0 0 0 0 1 0 1 0	(DISP-LO)	(DISP-HI)		
1 1 1 1 0 1 1 w	mod 1 1 0 r/m	(DISP-LO)	(DISP-HI)		
1 1 1 1 0 1 1 w	mod 1 1 1 r/m	(DISP-LO)	(DISP-HI)		
1 1 0 1 0 1 0 1	0 0 0 0 1 0 1 0	(DISP-LO)	(DISP-HI)		
1 0 0 1 1 0 0 0					
1 0 0 1 1 0 0 1					

**LOGIC**

NOT Invert

SHL/SAL Shift logical/arithmetic left

SHR Shift logical right

SAR Shift arithmetic right

ROL Rotate left

1 1 1 1 0 1 1 w	mod 0 1 0 r/m	(DISP-LO)	(DISP-HI)
1 1 0 1 0 0 v w	mod 1 0 0 r/m	(DISP-LO)	(DISP-HI)
1 1 0 1 0 0 v w	mod 1 0 1 r/m	(DISP-LO)	(DISP-HI)
1 1 0 1 0 0 v w	mod 1 1 1 r/m	(DISP-LO)	(DISP-HI)
1 1 0 1 0 0 v w	mod 0 0 0 r/m	(DISP-LO)	(DISP-HI)

Table 4-12. 8086 Instruction Encoding (Cont'd.)

## LOGIC (Cont'd.)

ROR Rotate right

7 6 5 4 3 2 1 0	7 6 5 4 3 2 1 0	7 6 5 4 3 2 1 0	7 6 5 4 3 2 1 0	7 6 5 4 3 2 1 0	7 6 5 4 3 2 1 0
1 1 0 1 0 0 v w	mod 0 0 1 r/m	(DISP-LO)	(DISP-HI)		
1 1 0 1 0 0 v w	mod 0 1 0 r/m	(DISP-LO)	(DISP-HI)		
1 1 0 1 0 0 v w	mod 0 1 1 r/m	(DISP-LO)	(DISP-HI)		

RCL Rotate through carry flag left

RCR Rotate through carry right

## AND = And:

Reg/memory with register to either

Immediate to register/memory

Immediate to accumulator

0 0 1 0 0 0 d w	mod reg r/m	(DISP-LO)	(DISP-HI)		
1 0 0 0 0 0 w	mod 1 0 0 r/m	(DISP-LO)	(DISP-HI)	data	data if w=1
0 0 1 0 0 1 0 w	data	data if w=1			

## TEST = And function to flags no result:

Register/memory and register

Immediate data and register/memory

Immediate data and accumulator

0 0 0 1 0 0 d w	mod reg r/m	(DISP-LO)	(DISP-HI)		
1 1 1 1 0 1 1 w	mod 0 0 0 r/m	(DISP-LO)	(DISP-HI)	data	data if w=1
1 0 1 0 1 0 0 w	data				

## OR = Or:

Reg/memory and register to either

Immediate to register/memory

Immediate to accumulator

0 0 0 0 1 0 d w	mod reg r/m	(DISP-LO)	(DISP-HI)		
1 0 0 0 0 0 w	mod 0 0 1 r/m	(DISP-LO)	(DISP-HI)	data	data if w=1
0 0 0 0 1 1 0 w	data	data if w=1			

## XOR = Exclusive or:

Reg/memory and register to either

Immediate to register/memory

Immediate to accumulator

0 0 1 1 0 0 d w	mod reg r/m	(DISP-LO)	(DISP-HI)		
0 0 1 1 0 1 0 w	data	(DISP-LO)	(DISP-HI)	data	data if w=1
0 0 1 1 0 1 0 w	data	data if w=1			

## STRING MANIPULATION

REP = Repeat

MOVS = Move byte/word

CMPS = Compare byte/word

SCAS = Scan byte/word

LODS = Load byte/wd to AL/AX

STDS = Stor byte/wd from AL/A

1 1 1 1 0 0 1 z
1 0 1 0 0 1 0 w
1 0 1 0 0 1 1 w
1 0 1 0 1 1 1 w
1 0 1 0 1 1 0 w
1 0 1 0 1 0 1 w

## Table 4-12. 8086 Instruction Encoding (Cont'd.)

### CONTROL TRANSFER

#### CALL = Call:

Direct within segment

7 6 5 4 3 2 1 0    7 6 5 4 3 2 1 0    7 6 5 4 3 2 1 0    7 6 5 4 3 2 1 0    7 6 5 4 3 2 1 0    7 6 5 4 3 2 1 0

Indirect within segment

Direct intersegment

Indirect intersegment

1 1 1 0 1 0 0 0	IP-INC-LO	IP-INC-HI	
1 1 1 1 1 1 1 1	mod 0 1 0 r/m	(DISP-LO)	(DISP-HI)
1 0 0 1 1 0 1 0	IP-lo	IP-hi	
	CS-lo	CS-hi	
1 1 1 1 1 1 1 1	mod 0 1 1 r/m	(DISP-LO)	(DISP-HI)

#### JMP = Unconditional Jump:

Direct within segment

Direct within segment-short

Indirect within segment

Direct intersegment

Indirect intersegment

1 1 1 0 1 0 0 1	IP-INC-LO	IP-INC-HI	
1 1 1 0 1 0 1 1	IP-INC8		
1 1 1 1 1 1 1 1	mod 1 0 0 r/m	(DISP-LO)	(DISP-HI)
1 1 1 0 1 0 1 0	IP-lo	IP-hi	
	CS-lo	CS-hi	
1 1 1 1 1 1 1 1	mod 1 0 1 r/m	(DISP-LO)	(DISP-HI)

#### RET = Return from CALL:

Within segment

Within seg adding immed to SP

Intersegment

Intersegment adding immediate to SP

JE/JZ = Jump on equal/zero

JL/JNGE = Jump on less/not greater or equal

JLE/JNG = Jump on less or equal/not greater

JB/JNAE = Jump on below/not above or equal

JBE/JNA = Jump on below or equal/not above

JP/JPE = Jump on parity/parity even

JO = Jump on overflow

JS = Jump on sign

JNE/JNZ = Jump on not equal/not zero

JNL/JGE = Jump on not less/greater or equal

JNLE/JG = Jump on not less or equal/greater

JNB/JAE = Jump on not below/above or equal

JNBE/JA = Jump on not below or equal/above

JNP/JPO = Jump on not par/par odd

JNO = Jump on not overflow

1 1 0 0 0 0 1 1		
1 1 0 0 0 0 1 0	data-lo	data-hi
1 1 0 0 1 0 1 1		
1 1 0 0 1 0 1 0	data-lo	data-hi
0 1 1 1 0 1 0 0	IP-INC8	
0 1 1 1 1 1 0 0	IP-INC8	
0 1 1 1 1 1 1 0	IP-INC8	
0 1 1 1 0 0 1 0	IP-INC8	
0 1 1 1 0 1 1 0	IP-INC8	
0 1 1 1 1 0 1 0	IP-INC8	
0 1 1 1 0 0 0 0	IP-INC8	
0 1 1 1 1 0 0 0	IP-INC8	
0 1 1 1 0 1 0 1	IP-INC8	
0 1 1 1 1 1 0 1	IP-INC8	
0 1 1 1 1 1 1 1	IP-INC8	
0 1 1 1 0 0 1 1	IP-INC8	
0 1 1 1 0 1 1 1	IP-INC8	
0 1 1 1 1 0 1 1	IP-INC8	
0 1 1 1 0 0 0 1	IP-INC8	

## Table 4-12. 8086 Instruction Encoding (Cont'd.)

### CONTROL TRANSFER (Cont'd.)

**RET = Return from CALL:**

**JNS = Jump on not sign**

**LOOP = Loop CX times**

**LOOPZ/LOOPE = Loop while zero/equal**

**LOOPNZ/LOOPNE = Loop while not zero/equal**

**JCXZ = Jump on CX zero**

7 6 5 4 3 2 1 0    7 6 5 4 3 2 1 0    7 6 5 4 3 2 1 0    7 6 5 4 3 2 1 0    7 6 5 4 3 2 1 0    7 6 5 4 3 2 1 0

0 1 1 1 1 0 0 1	IP-INC8
1 1 1 0 0 0 1 0	IP-INC8
1 1 1 0 0 0 0 1	IP-INC8
1 1 1 0 0 0 0 0	IP-INC8
1 1 1 0 0 0 1 1	IP-INC8

**INT = Interrupt:**

Type specified

Type 3

**INTO = Interrupt on overflow**

**IRET = Interrupt return**

1 1 0 0 1 1 0 1	DATA-8
1 1 0 0 1 1 0 0	
1 1 0 0 1 1 1 0	
1 1 0 0 1 1 1 1	

### PROCESSOR CONTROL

**CLC = Clear carry**

**CMC = Complement carry**

**STC = Set carry**

**CLD = Clear direction**

**STD = Set direction**

**CLI = Clear interrupt**

**STI = Set interrupt**

**HLT = Halt**

**WAIT = Wait**

**ESC = Escape (to external device)**

**LOCK = Bus lock prefix**

**SEGMENT = Override prefix**

1 1 1 1 1 0 0 0			
1 1 1 1 0 1 0 1			
1 1 1 1 1 0 0 1			
1 1 1 1 1 1 0 0			
1 1 1 1 1 1 0 1			
1 1 1 1 1 0 1 0			
1 1 1 1 1 0 1 1			
1 1 1 1 0 1 0 0			
1 0 0 1 1 0 1 1			
1 1 0 1 1 x x x	mod y y r / m	(DISP-LO)	(DISP-HI)
1 1 1 1 0 0 0 0			
0 0 1 reg 1 1 0			

## Table 4-13. Machine Instruction Decoding Guide

1ST BYTE		2ND BYTE	BYTES 3, 4, 5, 6	ASM-86 INSTRUCTION FORMAT	
HEX	BINARY				
00	0000 0000	MOD REG R/M	(DISP-LO),(DISP-HI)	ADD	REG8/MEM8,REG8
01	0000 0001	MOD REG R/M	(DISP-LO),(DISP-HI)	ADD	REG16/MEM16,REG16
02	0000 0010	MOD REG R/M	(DISP-LO),(DISP-HI)	ADD	REG8,REG8/MEM8
03	0000 0011	MOD REG R/M	(DISP-LO),(DISP-HI)	ADD	REG16,REG16/MEM16
04	0000 0100	DATA-8		ADD	AL,IMMED8
05	0000 0101	DATA-LO	DATA-HI	ADD	AX,IMMED16
06	0000 0110			PUSH	ES
07	0000 0111			POP	ES