Table 4-11. Key to Machine Instruction Encoding and Decoding (Cont'd.)

IDENTIFIER	EXPLANATION
SRC-STR8	Byte string addressed by SI.
DEST-STR16	Word string addressed by DI.
SRC-STR16	Word string addressed by SI.
SHORT-LABEL	Label within ±127 bytes of instruction.
NEAR-PROC	Procedure in current code segment.
FAR-PROC	Procedure in another code segment.
NEAR-LABEL	Label in current code segment but farther than −128 to +127 bytes from instruction.
FAR-LABEL	Label in another code segment.
SOURCE-TABLE	XLAT translation table addressed by BX.
OPCODE	ESC opcode operand.
SOURCE	ESC register or memory operand.

Table 4-12. 8086 Instruction Encoding

#### DATA TRANSFER MOV = Move: 76543210 76543210 76543210 76543210 100010dw (DISP-LO) (DISP-HI) Register/memory to/from register mod reg r/m 1 1 0 0 0 1 1 w mod 0 0 0 r/m (DISP-LO) (DISP-HI) data data if w = 1 Immediate to register/memory 1 0 1 1 w reg data if w = 1 Immediate to register data Memory to accumulator 1010000w addr-lo 1 0 1 0 0 0 1 w addr-lo addr-hi Accumulator to memory Register/memory to segment register 1 0 0 0 1 1 1 0 mod 0 SR r/m (DISP-LO) (DISP-HI) Segment register to register/memory 10001100 mod 0 SR r/m (DISP-LO) (DISP-HI) PUSH = Push: (DISP-LO) (DISP-HI) Register/memory 1111111 mod 1 1 0 r/m Register 0 1 0 1 0 reg 0 0 0 reg 1 1 0 Segment register POP = Pop: 10001111 Register/memory mod 0 0 0 r/m (DISP-LO) (DISP-HI) 0 1 0 1 1 reg Register Segment register 0 0 0 reg 1 1 1

### Table 4-12. 8086 Instruction Encoding (Cont'd.)

#### DATA TRANSFER (Cont'd.)

XCHG = Exchange:

76543210 76543210 76543210

Register/memory with register 1000011w r/m (DISP-LO) (DISP-HI) mod rea

Register with accumulator 1 0 0 1 0 reg

IN = Input from:

Fixed port 1 1 1 0 0 1 0 w DATA-8 1 1 1 0 1 1 0 w Variable port

OUT = Output to:

1 1 1 0 0 1 1 w DATA-8 Fixed port

1 1 1 0 1 1 1 w Variable port

XLAT = Translate byte to AL

(DISP-HI) LEA = Load EA to register 10001101 r/m (DISP-LO) mod rea LDS = Load pointer to DS 11000101 r/m (DISP-LO) (DISP-HI)

(DISP-LO) (DISP-HI) LES = Load pointer to ES 1 1 0 0 0 1 0 0 mod rea r/m

10011111

LAHF = Load AH with flags 10011110 SAHF = Store AH into flags

PUSHF = Push flags 10011100 POPF = Pop flags 10011101

ARITHMETIC

ADD = Add:

(DISP-LO) 0 0 0 0 0 d w (DISP-HI) Reg/memory with register to either mod reg r/m Immediate to register/memory

Immediate to accumulator

100000sw (DISP-LO) (DISP-HI) data data if s: w=01 mod 0 0 0 r/m 0 0 0 0 0 1 0 w data data if w=1

ADC = Add with carry:

Reg/memory with register to either 0 0 0 1 0 0 d w (DISP-LO) (DISP-HI) (DISP-HI) data if s: w=01 100000sw mod 0 1 0 r/m (DISP-LO) data Immediate to register/memory

Immediate to accumulator

0 0 0 1 0 1 0 w data data if w=1

INC = Increment:

Register/memory (DISP-LO) (DISP-HI) 1111111 w mod 0 0 0 r/m

Register 0 1 0 0 0 reg

AAA = ASCII adjust for add 00110111 DAA = Decimal adjust for add 0 0 1 0 0 1 1 1

# Table 4-12. 8086 Instruction Encoding (Cont'd.)

#### ARITHMETIC (Cont'd.)

SUB = Subtract:

76543210 76543210 76543210 76543210 76543210 76543210

Reg/memory and register to either Immediate from register/memory

0	0 1	0	1 (	) (	l w	mod	reg	r/m	(DISP-LO)	(DISP-HI)		
1	0 0	0	0 1	) :	s w	mod	1 0	1 r/m	(DISP-LO)	(DISP-HI)	data	data if s: w=01
0	0 1	0	1	1 (	) w		data		data if w=1		-	

#### SBB = Subtract with borrow:

Immediate from accumulator

Reg/memory and register to either
Immediate from register/memory
Immediate from accumulator

	0 0 0 1 1 0 d w	mod reg r/m	(DISP-LO)	(DISP-HI)		
	100000sw	mod 0 1 1 r/m	(DISP-LO)	(DISP-HI)	data	data if s: w=01
Γ	0 0 0 1 1 1 0 w	data	data if w=1			

#### DEC Decrement:

Register/memory

Register

**NEG** Change sign

1111111 w	mod 0 0 1 r/m	(DISP-LO)	(DISP-HI)
0 1 0 0 1 reg			
1111011w	mod 0 1 1 r/m	(DISP-LO)	(DISP-HI)

(DISP-LO)

(DISP-LO)

(DISP-HI)

(DISP-HI)

data

data if s: w=1

reg r/m

1 0 0 0 0 0 s w mod 1 1 1 r/m

0 0 1 1 1 0 d w

#### CMP = Compare:

Register/memory and register

Immediate with register/memory
Immediate with accumulator

AAS ASCII adjust for subtract

DAS Decimal adjust for subtract

MUL Multiply (unsigned)

IMUL Integer multiply (signed)

AAM ASCII adjust for multiply

DIV Divide (unsigned)

AAD ASCII adjust for divide

CBW Convert byte to word

CWD Convert word to double word

100000	11100 1 1 17111	(5101-20)	(510) 111)
0 0 1 1 1 1 0 w	data		
0 0 1 1 1 1 1 1			
00101111			
1 1 1 1 0 1 1 w	mod 1 0 0 r/m	(DISP-LO)	(DISP-HI)
11-11011w	mod 1 0 1 r/m	(DISP-LO)	(DISP-HI)
1 1 0 1 0 1 0 0	0 0 0 0 1 0 1 0	(DISP-LO)	(DISP-HI)
1111011w	mod 1 1 0 r/m	(DISP-LO)	(DISP-HI)
1 1 1 1 0 1 1 w	mod 1 · 1 · 1 r/m	(DISP-LO)	(DISP-HI)
1 1 0 1 0 1 0 1	00001010	(DISP-LO)	(DISP-HI)
10011000		. *	
10011001			

#### LOGIC

NOT Invert

SHL/SAL Shift logical/arithmetic left

SHR Shift logical right

SAR Shift arithmetic right

ROL Rotate left

1 1	1 1 0 1 1 w	mod 0 1 0 r/m	(DISP-LO)	(DISP-HI)
1 1	0 1 0 0 v w	mod 1 0 0 r/m	(DISP-LO) -	(DISP-HI)
1 1	0 1 0 0 v w	mod 1 0 1 r/m	(DISP-LO)	(DISP-HI)
1 1	0 1 0 0 v w	mod 1 1 1 r/m	(DISP-LO)	(DISP-HI)
1 1	0 1 0 0 v w	mod 0 0 0 r/m	(DISP-LO)	(DISP-HI)

## Table 4-12. 8086 Instruction Encoding (Cont'd.)

LOGIC (Cont'd.)

 $\begin{smallmatrix} 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\ \end{smallmatrix} \quad \begin{smallmatrix} 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\ \end{smallmatrix} \quad \begin{smallmatrix} 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\ \end{smallmatrix} \quad \begin{smallmatrix} 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\ \end{smallmatrix} \quad \begin{smallmatrix} 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\ \end{smallmatrix} \quad \begin{smallmatrix} 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\ \end{smallmatrix} \quad \begin{smallmatrix} 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\ \end{smallmatrix} \quad \begin{smallmatrix} 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\ \end{smallmatrix} \quad \begin{smallmatrix} 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\ \end{smallmatrix} \quad \begin{smallmatrix} 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\ \end{smallmatrix} \quad \begin{smallmatrix} 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\ \end{smallmatrix} \quad \begin{smallmatrix} 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\ \end{smallmatrix} \quad \begin{smallmatrix} 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\ \end{smallmatrix} \quad \begin{smallmatrix} 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\ \end{smallmatrix} \quad \begin{smallmatrix} 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\ \end{smallmatrix} \quad \begin{smallmatrix} 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\ \end{smallmatrix} \quad \begin{smallmatrix} 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\ \end{smallmatrix} \quad \begin{smallmatrix} 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\ \end{smallmatrix} \quad \begin{smallmatrix} 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\ \end{smallmatrix} \quad \begin{smallmatrix} 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\ \end{smallmatrix} \quad \begin{smallmatrix} 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\ \end{smallmatrix} \quad \begin{smallmatrix} 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\ \end{smallmatrix} \quad \begin{smallmatrix} 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\ \end{smallmatrix} \quad \begin{smallmatrix} 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\ \end{smallmatrix} \quad \begin{smallmatrix} 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\ \end{smallmatrix} \quad \begin{smallmatrix} 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\ \end{smallmatrix} \quad \begin{smallmatrix} 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\ \end{smallmatrix} \quad \begin{smallmatrix} 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\ \end{smallmatrix} \quad \begin{smallmatrix} 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\ \end{smallmatrix} \quad \begin{smallmatrix} 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\ \end{smallmatrix} \quad \begin{smallmatrix} 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\ \end{smallmatrix} \quad \begin{smallmatrix} 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\ \end{smallmatrix} \quad \begin{smallmatrix} 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\ \end{smallmatrix} \quad \begin{smallmatrix} 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\ \end{smallmatrix} \quad \begin{smallmatrix} 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\ \end{smallmatrix} \quad \begin{smallmatrix} 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\ \end{smallmatrix} \quad \begin{smallmatrix} 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\ \end{smallmatrix} \quad \begin{smallmatrix} 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\ \end{smallmatrix} \quad \begin{smallmatrix} 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\ \end{smallmatrix} \quad \begin{smallmatrix} 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\ \end{smallmatrix} \quad \begin{smallmatrix} 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\ \end{smallmatrix} \quad \begin{smallmatrix} 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\ \end{smallmatrix} \quad \begin{smallmatrix} 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\ \end{smallmatrix} \quad \begin{smallmatrix} 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\ \end{smallmatrix} \quad \begin{smallmatrix} 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\ \end{smallmatrix} \quad \begin{smallmatrix} 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\ \end{smallmatrix} \quad \begin{smallmatrix} 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\ \end{smallmatrix} \quad \begin{smallmatrix} 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\ \end{smallmatrix} \quad \begin{smallmatrix} 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\ \end{smallmatrix} \quad \begin{smallmatrix} 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\ \end{smallmatrix} \quad \begin{smallmatrix} 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\ \end{smallmatrix} \quad \begin{smallmatrix} 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\ \end{smallmatrix} \quad \begin{smallmatrix} 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\ \end{smallmatrix}$ 

ROR Rotate right

RCL Rotate through carry flag left

RCR Rotate through carry right

1 1 .0 1 0 0 v w	mod 0 0 1 r/m	(DISP-LO)	(DISP-HI)
1 1 0 1 0 0 v w	mod 0 1 0 r/m	(DISP-LO)	(DISP-HI)
1 1 0 1 0 0 v w	mod 0 1 1 r/m	(DISP-LO)	(DISP-HI)

AND = And:

Reg/memory with register to either
Immediate to register/memory
Immediate to accumulator

0	0 1 0	0	0 d	w	mod	reg	r/m	(DISP-LO)	(DISP-HI)		
1	0 0 0	0	0 0	w	mod	1 0 0	r/m	(DISP-LO)	(DISP-HI)	data	data if w=1
0	0 1 0	0 0	1 0	w		data		data if w=1			-

TEST = And function to flags no result:

Register/memory and register

Immediate data and register/memory

Immediate data and accumulator

	0 0 0 1 0 0 d w	mod reg r/m	(DISP-LO)	(DISP-HI)		
ſ	1:111011w	mod 0 0 0 r/m	(DISP-LO)	(DISP-HI)	data	data if w=1
	1010100w	data				

OR = Or:

Reg/memory and register to either
Immediate to register/memory
Immediate to accumulator

ſ	0 0 0 0 1 0 d w	mod reg r/m	(DISP-LO)	(DISP-HI)		
ĺ	1000000w	mod 0 0 1 r/m	(DISP-LO)	(DISP-HI)	data	data if w=1
1	0 0 0 0 1 1 0 w	data	data if w=1			

XOR = Exclusive or:

Reg/memory and register to either
Immediate to register/memory
Immediate to accumulator

0 0 1 1 0 0 d w	mod reg r/m	(DISP-LO)	(DISP-HI)		
0 0 1 1 0 1 0 w	data	(DISP-LO)	(DISP-HI)	data	data if w=1
0 0 1 1 0 1 0 w	data	data if w=1	4		

STRING MANIPULATION

REP = Repeat

MOVS = Move byte/word

CMPS = Compare byte/word

SCAS = Scan byte/word

LODS = Load byte/wd to AL/AX

STDS = Stor byte/wd from AL/A

# Table 4-12. 8086 Instruction Encoding (Cont'd.)

#### CONTROL TRANSFER

CALL = Call:

76543210 76543210 76543210 76543210 76543210

Direct within segment

Indirect within segment

Direct interseament

Indirect intersegment

1 1 1 0 1 0 0 0	IP-INC-LO	IP-INC-HI	
11111111	mod 0 1 0 r/m	(DISP-LO)	(DISP-HI)
10011010	IP-lo	IP-hi	
	CS-lo	CS-hi	
11111111	mod 0 1 1 r/m	(DISP-LO)	(DISP-HI)

JMP = Unconditional Jump:

Direct within segment

Direct within segment-short

Indirect within segment

Direct intersegment

Indirect intersegment

1 1 1 0 1 0 0 1	IP-INC-LO	IP-INC-HI	
11101011	IP-INC8		•
11111111	mod 1 0 0 r/m	(DISP-LO)	(DISP-HI)
11101010	IP-lo	IP-hi	19
	CS-lo	CS-hi	
11111111	mod 1 0 1 r/m	(DISP-LO)	(DISP-HI)

#### RET = Return from CALL:

HET = Heturn from CALL:
Within segment
Within seg adding immed to SP
Intersegment
Intersegment adding immediate to SP
JE/JZ = Jump on equal/zero
JL/JNGE = Jump on less/not greater or equal
JLE/JNG = Jump on less or equal/not greater
JB/JNAE = Jump on below/not above or equal
JBE/JNA = Jump on below or equal/not above
JP/JPE = Jump on parity/parity even
JO = Jump on overflow
JS=Jump on sign
JNE/JNZ = Jump on not equal/not zer0
JNL/JGE = Jump on not less/greater or equal
JNLE/JG = Jump on not less or equal/greater
JNB/JAE = Jump on not below/above or equal
JNBE/JA = Jump on not below or equal/above

1 1 0 0 0 0 1 1		
11000010	data-lo	data-hi
11001011		
11001010	data-lo	data-hi
01110100	IP-INC8	
01111100	IP-INC8	1.50
01111110	IP-INC8	
01110010	IP-INC8	
0 1 1 1 0 1 1 0	IP-INC8	
01111010	IP-INC8	Ž
01110000	IP-INC8	
0 1 1 1 1 0 0 0	IP-INC8	
01110101	IP-INC8	
01111101	IP-INC8	
0.1111111	IP-INC8	
01110011	IP-INC8	
01110111	IP-INC8	
01111011	IP-INC8	
01110001	IP-INC8	
	1 1 0 0 0 0 1 0 1 1 0 0 1 0 1 1 1 1 0 0 1 0 1	1 1 0 0 0 0 1 0 data-lo 1 1 0 0 1 0 1 0 1 1 1 0 0 1 0 1 0 1 1 1 1 0 0 1 0 1

JNP/JPO = Jump on not par/par odd
JNO = Jump on not overflow

Table 4-12. 8086 Instruction Encoding (Cont'd.)

### CONTROL TRANSFER (Cont'd.)

		CALL:

76543210 76543210 76543210 76543210 76543210 76543210

JNS=Jump on not sign	
LOOP = Loop CX times	

	0	1	1	1	1	0	0	1	IP-INC8
	1	1	1	0	0	0	1	0	IP-INC8
-	1	1	1	0	0	0	0	1	IP-INC8
ı	1	1	1	0	0	0	0	0	IP-INC8
	1	1	1	0	0	0	1	1	IP-INC8

LOOPNZ/LOOPNE = Loop while not zero/equal

LOOPZ/LOOPE = Loop while zero/equal

JCXZ=Jump on CX zero

### ${\sf INT} = {\sf Interrupt}$ :

Type specified	11001101	DATA-8
Type 3	1 1 0 0 1 1 0 0	
INTO = Interrupt on overflow	11001110	
IRET = Interrupt return	1 1 0 0 1 1 1 1	

#### PROCESSOR CONTROL

CLC = Clear carry	1 1 1 1 1 0 0 0			
CMC = Complement carry	1 1 1 1 0 1 0 1			
STC = Set carry	1 1 1 1 1 0 0 1			
CLD = Clear direction	11111100			
STD = Set direction	11111101			
CLI = Clear interrupt	11111010			
STI = Set interrupt	11111011			
HLT = Halt	11110100			
WAIT = Wait	10011011			
ESC = Escape (to external device)	1 1 0 1 1 x x x	mod y y y r/m	(DISP-LO)	(DISP-HI)
LOCK = Bus lock prefix	11110000			
SEGMENT = Override prefix	0 0 1 reg 1 1 0			

Table 4-13. Machine Instruction Decoding Guide

1ST BYTE		2ND BYTE	BYTES 3, 4, 5, 6	ASM-86 INSTRUCTION FORMAT			
HEX	BINARY		ZNDBTIE	DT1E33, 4, 5, 6	ASM-00 INSTRUCTION FORMAT		
00	0000	0000	MOD REG R/M	(DISP-LO),(DISP-HI)	ADD	REG8/MEM8,REG8	
01	0000	0001	MOD REG R/M	(DISP-LO),(DISP-HI)	ADD	REG16/MEM16,REG16	
02	0000	0010	MOD REG R/M	(DISP-LO),(DISP-HI)	ADD	REG8, REG8 / MEM8	
03	0000	0011	MOD REG R/M	(DISP-LO),(DISP-HI)	ADD	REG16,REG16/MEM16	
04	0000	0100	DATA-8		ADD	AL,IMMED8	
05	0000	0101	DATA-LO	DATA-HI	ADD	AX,IMMED16	
06	0000	0110			PUSH	ES	
07	0000	0111			POP	ES	