Skip to content
This repository
Browse code

Prepare for snapshot 20041004

  • Loading branch information...
commit 4907776eaac0b7f99ebe9932e6458ef71d6cfc75 1 parent 51dd41f
steve authored

Showing 1 changed file with 3 additions and 3 deletions. Show diff stats Hide diff stats

  1. +3 3 verilog.spec
6 verilog.spec
... ... @@ -1,10 +1,10 @@
1 1 Summary: Icarus Verilog
2 2 Name: verilog
3   -Version: 0.7.20040915
  3 +Version: 0.7.20041004
4 4 Release: 0
5 5 Copyright: GPL
6 6 Group: Applications/Engineering
7   -Source: ftp://icarus.com/pub/eda/verilog/snapshots/verilog-20040915.tar.gz
  7 +Source: ftp://icarus.com/pub/eda/verilog/snapshots/verilog-20041004.tar.gz
8 8 URL: http://www.icarus.com/eda/verilog/index.html
9 9 Packager: Stephen Williams <steve@icarus.com>
10 10
@@ -22,7 +22,7 @@ engineering formats, including simulation. It strives to be true
22 22 to the IEEE-1364 standard.
23 23
24 24 %prep
25   -%setup -n verilog-20040915
  25 +%setup -n verilog-20041004
26 26
27 27 %build
28 28 %ifarch x86_64

0 comments on commit 4907776

Please sign in to comment.
Something went wrong with that request. Please try again.