Skip to content
Browse files

Prepare for 20070812 snapshot

  • Loading branch information...
1 parent 1942899 commit 9b807c78d3204a1bf2d3de9d18000ccd023aa1ec @steveicarus committed Aug 12, 2007
Showing with 4 additions and 4 deletions.
  1. +4 −4 verilog.spec
8 verilog.spec
@@ -1,14 +1,14 @@
Summary: Icarus Verilog
Name: verilog
Release: 0
License: GPL
Group: Productivity/Scientific/Electronics
-Source: verilog-20070608.tar.gz
+Source: verilog-20070812.tar.gz
Packager: Stephen Williams <>
-BuildRoot: %{_tmppath}/%{name}-%{version}-20070608-%{release}-root
+BuildRoot: %{_tmppath}/%{name}-%{version}-20070812-%{release}-root
BuildRequires: gcc-c++, zlib-devel, bison, flex, gperf, readline-devel
@@ -32,7 +32,7 @@ engineering formats, including simulation. It strives to be true
to the IEEE-1364 standard.
-%setup -n verilog-20070608
+%setup -n verilog-20070812
%ifarch x86_64

0 comments on commit 9b807c7

Please sign in to comment.
Something went wrong with that request. Please try again.