Skip to content
Browse files

Prepare for 0.8.6 release.

  • Loading branch information...
1 parent a44236f commit 0f716d6dcab61081db7e2069bcaa446a74eacfe6 Stephen Williams committed Nov 26, 2007
Showing with 4 additions and 4 deletions.
  1. +1 −1 Makefile.in
  2. +3 −3 verilog.spec
View
2 Makefile.in
@@ -25,7 +25,7 @@ SHELL = /bin/sh
# by the compiler. It reflects the assigned version number for the
# product as a whole. Most components also print the CVS Name: token
# in order to get a more automatic version stamp as well.
-VERSION = 0.8.4
+VERSION = 0.8.6
prefix = @prefix@
exec_prefix = @exec_prefix@
View
6 verilog.spec
@@ -1,10 +1,10 @@
Summary: Icarus Verilog
Name: verilog
-Version: 0.8.4
+Version: 0.8.6
Release: 0
License: GPL
Group: Applications/Engineering
-Source: ftp://icarus.com/pub/eda/verilog/v0.8/verilog-0.8.4.tar.gz
+Source: ftp://icarus.com/pub/eda/verilog/v0.8/verilog-0.8.6.tar.gz
URL: http://www.icarus.com/eda/verilog/index.html
Packager: Stephen Williams <steve@icarus.com>
@@ -29,7 +29,7 @@ engineering formats, including simulation. It strives to be true
to the IEEE-1364 standard.
%prep
-%setup -n verilog-0.8.4
+%setup -n verilog-0.8.6
%build
%ifarch x86_64

0 comments on commit 0f716d6

Please sign in to comment.
Something went wrong with that request. Please try again.