Reference Manual

Contents

Content

1.	Men	nory and bus architecture
	(a)	System architecture
		i. I-bus37
		ii. D-bus37
		iii. S-bus37
		iv. DMA memory bus
		v. DMA peripheral bus
		vi. BusMatrix
		vii. AHB/APB bridges (APB)
	(b)	Memory organization
	(c)	Memory map
		i. Embedded SRAM40
		ii. Flash memory overview
		iii. Bit banding
	(d)	Boot configuration
2.	Emb	pedded Flash memory interface
	(a)	Introduction
	(b)	Main features
	(c)	Embedded Flash memory in STM32F401xB/C and STM32F401xD/E 45
	(d)	Read interface
		i. Relation between CPU clock frequency and Flash memory read
		time
		ii. Adaptive real-time memory accelerator (ART Accelerator $^{\text{TM}}$) 47
	(e)	Erase and program operations
		i. Unlocking the Flash control register
		ii. Program/erase parallelism50
		iii. Erase
		iv. Programming
		v. Interrupts
	(f)	Option bytes

	i.	Description of user option bytes	52
	ii.	Programming user option bytes	54
	iii.	Read protection (RDP)	54
		Write protections	
	v.	Proprietary code readout protection (PCROP)	57
(g)	One	e-time programmable bytes	59
(h)	Fla	sh interface registers	60
	i.	Flash access control register (FLASH_ACR)	60
	ii.	Flash key register (FLASH_KEYR)	61
	iii.	Flash option key register (FLASH_OPTKEYR) $\ldots \ldots$	61
	iv.	Flash status register (FLASH_SR)	62
	v.	Flash control register (FLASH_CR)	63
		Flash option control register (FLASH_OPTCR)	
	vii.	Flash interface register map	67
3. CR0	C cal	culation unit	68
(a)	CR	C introduction	68
(b)	CR	C main features	68
(c)	CR	C functional description	68
(d)	CR	C registers	69
	i.	Data register (CRC_DR)	69
	ii.	Independent data register (CRC_IDR)	69
	iii.	Control register (CRC_CR)	70
	iv.	CRC register map	70
4. Pow	er co	ontroller (PWR)	71
(a)	Pov	ver supplies	71
	i.	Independent A/D converter supply and reference voltage	72
		Battery backup domain	
	iii.	Voltage regulator	73
(b)	Pov	ver supply supervisor	74
	i.	Power-on reset (POR)/power-down reset (PDR)	74
		Brownout reset (BOR)	
		Programmable voltage detector (PVD)	
(c)		v-power modes	
` '		Slowing down system clocks	
		Peripheral clock gating	
		Sleep mode	

iv.	Stop mode
v.	Standby mode
vi.	Programming the RTC alternate functions to wake up the device from the Stop and Standby modes
(d) Po	wer control registers86
i.	PWR power control register (PWR_CR)86
	PWR power control/status register (PWR_CSR)
iii.	PWR register map
5. Reset ar	ad clock control (RCC) for STM32F401xB/C and STM32F401xD/E
(a) Res	set90
i.	System reset
ii.	Power reset
iii.	Backup domain reset
(b) Clo	ocks92
i.	HSE clock95
ii.	HSI clock
iii.	PLL configuration96
iv.	LSE clock
v.	LSI clock
	System clock (SYSCLK) selection
	Clock security system (CSS)98
	RTC/AWU clock98
	Watchdog clock
	Clock-out capability
	Internal/external clock measurement using TIM5/TIM11 99
\ /	C registers
	RCC clock control register (RCC_CR)102
	RCC PLL configuration register (RCC_PLLCFGR)104
	RCC clock configuration register (RCC_CFGR)106
	RCC clock interrupt register (RCC_CIR)
	RCC AHB1 peripheral reset register (RCC_AHB1RSTR)111
	RCC ABB1 residued reset register (RCC_ABB1RSTR)113
	RCC APB1 peripheral reset register for (RCC APB1RSTR) 113
	RCC APB2 peripheral reset register (RCC_APB2RSTR)115 RCC AHB1 peripheral clock enable register (RCC_AHB1ENR)
IX.	117
x.	RCC AHB2 peripheral clock enable register (RCC_AHB2ENR) 118

	xi.	RCC APB1 peripheral clock enable register (RCC_APB1ENR) 118
	xii.	RCC APB2 peripheral clock enable register (RCC_APB2ENR) 121
	xiii.	RCC AHB1 peripheral clock enable in low power mode register (RCC_AHB1LPENR)
	xiv.	RCC AHB2 peripheral clock enable in low power mode register (RCC_AHB2LPENR)
	XV.	RCC APB1 peripheral clock enable in low power mode register (RCC_APB1LPENR)
		RCC APB2 peripheral clock enabled in low power mode register (RCC_APB2LPENR)
	xvii.	RCC Backup domain control register (RCC_BDCR)129
	xviii.	RCC clock control & status register (RCC_CSR) 130
	xix.	RCC spread spectrum clock generation register (RCC_SSCGR) 132
	XX.	RCC PLLI2S configuration register (RCC_PLLI2SCFGR) $$. 133
	xxi.	RCC Dedicated Clocks Configuration Register (RCC_DCKCFGR) 135
	xxii.	RCC register map136
6.		configuration controller (SYSCFG)
	(a) I/O	compensation cell
	(b) SYS	SCFG registers
	i.	SYSCFG memory remap register (SYSCFG_MEMRMP) \dots 139
	ii.	SYSCFG peripheral mode configuration register (SYSCFG_PMC) 140
	iii.	SYSCFG external interrupt configuration register 1 (SYSCFG_EXTICR1) 141
	iv.	SYSCFG external interrupt configuration register 2 (SYSCFG_EXTICR2) 141
		SYSCFG external interrupt configuration register 3 (SYSCFG_EXTICR3) 142
	vi.	SYSCFG external interrupt configuration register 4 (SYSCFG_EXTICR4) 142
		Compensation cell control register (SYSCFG_CMPCR) $\dots.143$
	viii.	SYSCFG register map144
7.		purpose I/Os (GPIO)145
	(a) GP	IO introduction145
	(b) GP	IO main features145

(c) GP	IO functional description146
i.	General-purpose I/O (GPIO)148
	I/O pin multiplexer and mapping
iii.	I/O port control registers
iv.	I/O port data registers
v.	I/O data bitwise handling151
vi.	GPIO locking mechanism
vii.	I/O alternate function input/output
viii.	External interrupt/wakeup lines
ix.	Input configuration
х.	Output configuration
	Alternate function configuration
	Analog configuration
xiii.	Using the OSC32_IN/OSC32_OUT pins as GPIO PC14/PC15 $$
	port pins
xiv.	Using the OSC_IN/OSC_OUT pins as GPIO PH0/PH1 port pins 155
XV.	Selection of RTC functions
(d) GP:	IO registers
i.	GPIO port mode register (GPIOx $_$ MODER) (x = AE and H)
	157
ii.	GPIO port output type register (GPIOx_OTYPER) (x = AE
	and H)
iii.	GPIO port output speed register (GPIOx_OSPEEDR) (x = AE
	and H)
iv.	GPIO port pull-up/pull-down register (GPIOx_PUPDR) (x = AE and H)
37	GPIO port input data register (GPIOx_IDR) ($x = AE$ and H)
٧.	159
vi.	GPIO port output data register (GPIOx_ODR) (x = AE and
	H)159
vii.	GPIO port bit set/reset register (GPIOx_BSRR) (x = AE and
	H)
viii.	GPIO port configuration lock register (GPIOx_LCKR) (x = AE and H)
ix.	GPIO alternate function low register (GPIOx_AFRL) ($x = AE$
	and H)
х.	GPIO alternate function high register (GPIOx_AFRH) (x = AE
	and H)162
xi.	GPIO register map
DAGA	ntroller (DMA)

8.

(-) TO 3 4	A :
` '	A introduction
` /	A main features
` /	A functional description
	General description
	DMA transactions
	Channel selection
	Arbiter
	DMA streams
	Source, destination and transfer modes
	Pointer incrementation
	Circular mode
	Double buffer mode
	Programmable data width, packing/unpacking, endianess176
	Single and burst transfers
	FIFO
	DMA transfer completion
	DMA transfer suspension
	Flow controller
	Summary of the possible DMA configurations 184
	Stream configuration procedure
xviii.	Error management
(d) DM	A interrupts
(e) DM	A registers
i.	DMA low interrupt status register (DMA_LISR)187
ii.	DMA high interrupt status register (DMA_HISR) $\ \ldots \ 188$
iii.	DMA low interrupt flag clear register (DMA_LIFCR) $\ldots\ldots189$
iv.	DMA high interrupt flag clear register (DMA_HIFCR) $\dots\dots 189$
v.	DMA stream x configuration register (DMA_SxCR) (x = 07)
	190
vi.	DMA stream x number of data register (DMA_SxNDTR) ($x = 0.5$)
	07)
V11.	DMA stream x peripheral address register (DMA_SxPAR) (x = 07)
*****	DMA stream x memory 0 address register (DMA_SxM0AR) (x
V111.	= 07)
ix.	DMA stream x memory 1 address register (DMA_SxM1AR) (x
121.	= 07)
х.	DMA stream x FIFO control register (DMA_SxFCR) ($x = 07$)
	195
xi.	DMA register map

9. Interrupts and events	201
(a) Nested vectored interrupt controller (NVIC)	201
i. NVIC features	201
ii. SysTick calibration value register	201
iii. Interrupt and exception vectors	201
(b) External interrupt/event controller (EXTI)	201
i. EXTI main features	204
ii. EXTI block diagram	205
iii. Wakeup event management	205
iv. Functional description	205
v. External interrupt/event line mapping	207
(c) EXTI registers	208
i. Interrupt mask register (EXTLIMR)	208
ii. Event mask register (EXTLEMR)	208
iii. Rising trigger selection register (EXTLRTSR) \dots	209
iv. Falling trigger selection register (EXTL-FTSR) \dots	209
v. Software interrupt event register (EXTL-SWIER)	210
vi. Pending register (EXTL-PR)	210
vii. EXTI register map	211
10. Analog-to-digital converter (ADC)	212
10. Analog-to-digital converter (ADC)	
	212
(a) ADC introduction	
(a) ADC introduction	
(a) ADC introduction(b) ADC main features(c) ADC functional description	212 212 213
 (a) ADC introduction (b) ADC main features (c) ADC functional description i. ADC on-off control 	
 (a) ADC introduction (b) ADC main features (c) ADC functional description i. ADC on-off control ii. ADC clock 	
 (a) ADC introduction (b) ADC main features (c) ADC functional description i. ADC on-off control ii. ADC clock iii. Channel selection 	
 (a) ADC introduction (b) ADC main features (c) ADC functional description i. ADC on-off control ii. ADC clock iii. Channel selection iv. Single conversion mode 	
 (a) ADC introduction (b) ADC main features (c) ADC functional description i. ADC on-off control ii. ADC clock iii. Channel selection iv. Single conversion mode v. Continuous conversion mode 	
(a) ADC introduction (b) ADC main features (c) ADC functional description i. ADC on-off control ii. ADC clock iii. Channel selection iv. Single conversion mode v. Continuous conversion mode vi. Timing diagram	
(a) ADC introduction (b) ADC main features (c) ADC functional description i. ADC on-off control ii. ADC clock iii. Channel selection iv. Single conversion mode v. Continuous conversion mode vi. Timing diagram vii. Analog watchdog	
(a) ADC introduction (b) ADC main features (c) ADC functional description i. ADC on-off control ii. ADC clock iii. Channel selection iv. Single conversion mode v. Continuous conversion mode vi. Timing diagram vii. Analog watchdog viii. Scan mode	
(a) ADC introduction (b) ADC main features (c) ADC functional description i. ADC on-off control ii. ADC clock iii. Channel selection iv. Single conversion mode v. Continuous conversion mode vi. Timing diagram vii. Analog watchdog viii. Scan mode ix. Injected channel management	
(a) ADC introduction (b) ADC main features (c) ADC functional description i. ADC on-off control ii. ADC clock iii. Channel selection iv. Single conversion mode v. Continuous conversion mode vi. Timing diagram vii. Analog watchdog viii. Scan mode ix. Injected channel management x. Discontinuous mode	
(a) ADC introduction (b) ADC main features (c) ADC functional description i. ADC on-off control ii. ADC clock iii. Channel selection iv. Single conversion mode v. Continuous conversion mode vi. Timing diagram vii. Analog watchdog viii. Scan mode ix. Injected channel management x. Discontinuous mode (d) Data alignment (e) Channel-wise programmable sampling time	
(a) ADC introduction (b) ADC main features (c) ADC functional description i. ADC on-off control ii. ADC clock iii. Channel selection iv. Single conversion mode v. Continuous conversion mode vi. Timing diagram vii. Analog watchdog viii. Scan mode ix. Injected channel management x. Discontinuous mode (d) Data alignment (e) Channel-wise programmable sampling time	

(h) Data management	$\dots 224$
i. Using the DMA	224
ii. Managing a sequence of conversions without using the D	MA 224
iii. Conversions without DMA and without overrun detection	on . 225
(i) Temperature sensor	225
(j) Battery charge monitoring	226
(k) ADC interrupts	227
(l) ADC registers	228
i. ADC status register (ADC_SR)	228
ii. ADC control register 1 (ADC_CR1)	
iii. ADC control register 2 (ADC_CR2)	
iv. ADC sample time register 1 (ADC_SMPR1)	
v. ADC sample time register 2 (ADC_SMPR2)	233
vi. ADC injected channel data offset register x (ADC_JOFRx 234	x) (x=14)
vii. ADC watchdog higher threshold register (ADC_HTR) $$.	$\dots 234$
viii. ADC watchdog lower threshold register (ADC LTR) \dots	235
ix. ADC regular sequence register 1 (ADC_SQR1) $\ \ldots \ \ldots$	$\dots 235$
x. ADC regular sequence register 2 (ADC_SQR2) \dots	236
xi. ADC regular sequence register 3 (ADC_SQR3) \dots	236
xii. ADC injected sequence register (ADC_JSQR) $\ \ldots \ \ldots$	237
xiii. ADC injected data register x (ADC_JDRx) (x= 14) \dots	$\dots 237$
xiv. ADC regular data register (ADC_DR)	$\dots 238$
xv. ADC common control register (ADC_CCR)	238
xvi. ADC register map	239
11. Advanced-control timer (TIM1)	241
(a) TIM1 introduction	241
(b) TIM1 main features	242
(c) TIM1 functional description	244
i. Time-base unit	244
ii. Counter modes	$\dots 245$
iii. Repetition counter	$\dots 253$
iv. Clock selection	$\dots 255$
v. Capture/compare channels	$\dots 257$
vi. Input capture mode	$\dots 259$
vii. PWM input mode	261
viii. Forced output mode	262
ix. Output compare mode	262

Χ.	PWM mode
	Complementary outputs and dead-time insertion 266
	Using the break function
	Clearing the OCxREF signal on an external event271
	6-step PWM generation
	One-pulse mode
	Encoder interface mode
xvii.	Timer input XOR function
xviii.	Interfacing with Hall sensors
xix.	TIMx and external trigger synchronization
XX.	Timer synchronization
xxi.	Debug mode
(d) TIN	<i>I</i> 1 registers
i.	TIM1 control register 1 (TIMx_CR1)283
	TIM1 control register 2 (TIMx_CR2)284
	TIM1 slave mode control register (TIMx_SMCR)287
iv.	TIM1 DMA/interrupt enable register (TIMx_DIER)289
	TIM1 status register (TIMx_SR)
vi.	TIM1 event generation register (TIMx_EGR)292
vii.	TIM1 capture/compare mode register 1 (TIMx_CCMR1) $\dots 294$
viii.	TIM1 capture/compare mode register 2 (TIMx_CCMR2) $\dots 297$
ix.	TIM1 capture/compare enable register (TIMx_CCER) $\dots298$
х.	TIM1 counter (TIMx_CNT)302
xi.	TIM1 prescaler (TIMx_PSC)
xii.	TIM1 auto-reload register (TIMx_ARR) 302
xiii.	TIM1 repetition counter register (TIMx_RCR) $\ \ldots \ 303$
xiv.	TIM1 capture/compare register 1 (TIMx_CCR1) $\ \ldots \ 303$
XV.	TIM1 capture/compare register 2 (TIMx_CCR2) $\ \ldots \ 304$
xvi.	TIM1 capture/compare register 3 (TIMx_CCR3) $\ \dots \ 304$
xvii.	TIM1 capture/compare register 4 (TIMx_CCR4) $\ \ldots \ 305$
xviii.	TIM1 break and dead-time register (TIMx_BDTR) $\ldots\ldots305$
xix.	TIM1 DMA control register (TIMx_DCR)307
XX.	TIM1 DMA address for full transfer (TIMx_DMAR) $\dots\dots.308$
xxi.	TIM1 register map
12. General-	purpose timers (TIM2 to TIM5)
(a) TIN	M2 to TIM5 introduction
(b) TIN	M2 to TIM5 main features
	42 to TIM5 functional description
(c) 11h	12 to 111.15 Iunouona description

i.	Time-base unit	312
ii.	Counter modes	314
iii.	Clock selection	322
iv.	Capture/compare channels	325
v.	Input capture mode	327
vi.	PWM input mode	328
vii.	Forced output mode	329
viii.	Output compare mode	330
ix.	PWM mode	331
х.	One-pulse mode	334
xi.	Clearing the OCxREF signal on an external event $\ldots\ldots$	335
xii.	Encoder interface mode	336
xiii.	Timer input XOR function	338
xiv.	Timers and external trigger synchronization $\ldots \ldots \ldots$	338
XV.	Timer synchronization	. 341
xvi.	Debug mode	. 346
(d) TIN	M2 to TIM5 registers	347
i.	TIMx control register 1 (TIMx_CR1)	347
ii.	TIMx control register 2 (TIMx_CR2)	
iii.	TIMx slave mode control register (TIMx_SMCR)	350
iv.	TIMx DMA/Interrupt enable register (TIMx_DIER)	352
v.	TIMx status register (TIMx_SR)	
vi.	TIMx event generation register (TIMx_EGR)	355
vii.	TIMx capture/compare mode register 1 (TIMx_CCMR1)	356
viii.	TIMx capture/compare mode register 2 (TIMx_CCMR2)	360
ix.	TIMx capture/compare enable register (TIMx_CCER) \dots	362
х.	TIMx counter (TIMx_CNT)	366
xi.	$\label{total constraints} \mbox{TIMx prescaler (TIMx.PSC)} \ \dots \ $	367
xii.	TIMx auto-reload register (TIMx_ARR) \hdots	368
xiii.	TIMx capture/compare register 1 (TIMx_CCR1) \hdots	368
xiv.	TIMx capture/compare register 2 (TIMx_CCR2) \hdots	369
xv.	TIMx capture/compare register 3 (TIMx_CCR3) \hdots	370
xvi.	TIMx capture/compare register 4 (TIMx_CCR4) \hdots	370
xvii.	TIMx DMA control register (TIMx_DCR) $\ldots \ldots$	371
xviii.	TIMx DMA address for full transfer (TIMx_DMAR) $\ldots\ldots$	372
xix.	TIM2/TIM5 option register (TIM2_OR, TIM5_OR) $\ \ldots \ldots$	372
XX.	TIMx register map	373