

Reference Manual

Contents

Content

1. Memory and bus architecture	36
(a) System architecture	36
i. I-bus	37
ii. D-bus	37
iii. S-bus	37
iv. DMA memory bus	37
v. DMA peripheral bus	37
vi. BusMatrix	37
vii. AHB/APB bridges (APB)	37
(b) Memory organization	38
(c) Memory map	38
i. Embedded SRAM	40
ii. Flash memory overview	40
iii. Bit banding	40
(d) Boot configuration	41
2. Embedded Flash memory interface	44
(a) Introduction	44
(b) Main features	44
(c) Embedded Flash memory in STM32F401xB/C and STM32F401xD/E	45
(d) Read interface	46
i. Relation between CPU clock frequency and Flash memory read time	46
ii. Adaptive real-time memory accelerator (ART Accelerator™)	47
(e) Erase and program operations	49
i. Unlocking the Flash control register	49
ii. Program/erase parallelism	50
iii. Erase	51
iv. Programming	51
v. Interrupts	52
(f) Option bytes	52

i. Description of user option bytes	52
ii. Programming user option bytes	54
iii. Read protection (RDP)	54
iv. Write protections	56
v. Proprietary code readout protection (PCROP)	57
(g) One-time programmable bytes	59
(h) Flash interface registers	60
i. Flash access control register (FLASH_ACR)	60
ii. Flash key register (FLASH_KEYR)	61
iii. Flash option key register (FLASH_OPTKEYR)	61
iv. Flash status register (FLASH_SR)	62
v. Flash control register (FLASH_CR)	63
vi. Flash option control register (FLASH_OPTCR)	65
vii. Flash interface register map	67
3. CRC calculation unit	68
(a) CRC introduction	68
(b) CRC main features	68
(c) CRC functional description	68
(d) CRC registers	69
i. Data register (CRC_DR)	69
ii. Independent data register (CRC_IDR)	69
iii. Control register (CRC_CR)	70
iv. CRC register map	70
4. Power controller (PWR)	71
(a) Power supplies	71
i. Independent A/D converter supply and reference voltage ...	72
ii. Battery backup domain	72
iii. Voltage regulator	73
(b) Power supply supervisor	74
i. Power-on reset (POR)/power-down reset (PDR)	74
ii. Brownout reset (BOR)	75
iii. Programmable voltage detector (PVD)	76
(c) Low-power modes	76
i. Slowing down system clocks	78
ii. Peripheral clock gating	78
iii. Sleep mode	79

iv. Stop mode	80
v. Standby mode	82
vi. Programming the RTC alternate functions to wake up the device from the Stop and Standby modes	83
(d) Power control registers	86
i. PWR power control register (PWR_CR)	86
ii. PWR power control/status register (PWR_CSR)	88
iii. PWR register map	89
5. Reset and clock control (RCC) for STM32F401xB/C and STM32F401xD/E	90
(a) Reset	90
i. System reset	90
ii. Power reset	91
iii. Backup domain reset	92
(b) Clocks	92
i. HSE clock	95
ii. HSI clock	96
iii. PLL configuration	96
iv. LSE clock	97
v. LSI clock	97
vi. System clock (SYSCLK) selection	97
vii. Clock security system (CSS)	98
viii. RTC/AWU clock	98
ix. Watchdog clock	99
x. Clock-out capability	99
xi. Internal/external clock measurement using TIM5/TIM11 ...	99
(c) RCC registers	102
i. RCC clock control register (RCC_CR)	102
ii. RCC PLL configuration register (RCC_PLLCFGR)	104
iii. RCC clock configuration register (RCC_CFGR)	106
iv. RCC clock interrupt register (RCC_CIR)	109
v. RCC AHB1 peripheral reset register (RCC_AHB1RSTR) ..	111
vi. RCC AHB2 peripheral reset register (RCC_AHB2RSTR) ..	113
vii. RCC APB1 peripheral reset register for (RCC_APB1RSTR)	113
viii. RCC APB2 peripheral reset register (RCC_APB2RSTR) ..	115
ix. RCC AHB1 peripheral clock enable register (RCC_AHB1ENR)	117
x. RCC AHB2 peripheral clock enable register (RCC_AHB2ENR)	118

xi.	RCC APB1 peripheral clock enable register (RCC_APB1ENR)	118
xii.	RCC APB2 peripheral clock enable register (RCC_APB2ENR)	121
xiii.	RCC AHB1 peripheral clock enable in low power mode register (RCC_AHB1LPENR)	123
xiv.	RCC AHB2 peripheral clock enable in low power mode register (RCC_AHB2LPENR)	124
xv.	RCC APB1 peripheral clock enable in low power mode register (RCC_APB1LPENR)	125
xvi.	RCC APB2 peripheral clock enabled in low power mode register (RCC_APB2LPENR)	127
xvii.	RCC Backup domain control register (RCC_BDCR)	129
xviii.	RCC clock control & status register (RCC_CSR)	130
xix.	RCC spread spectrum clock generation register (RCC_SSCGR)	132
xx.	RCC PLLI2S configuration register (RCC_PLLI2SCFGR)	133
xxi.	RCC Dedicated Clocks Configuration Register (RCC_DCKCFGR)	135
xxii.	RCC register map	136
6.	System configuration controller (SYSCFG)	139
(a)	I/O compensation cell	139
(b)	SYSCFG registers	139
i.	SYSCFG memory remap register (SYSCFG_MEMRMP)	139
ii.	SYSCFG peripheral mode configuration register (SYSCFG_PMC)	140
iii.	SYSCFG external interrupt configuration register 1 (SYSCFG_EXTICR1)	141
iv.	SYSCFG external interrupt configuration register 2 (SYSCFG_EXTICR2)	141
v.	SYSCFG external interrupt configuration register 3 (SYSCFG_EXTICR3)	142
vi.	SYSCFG external interrupt configuration register 4 (SYSCFG_EXTICR4)	142
vii.	Compensation cell control register (SYSCFG_CMPCR)	143
viii.	SYSCFG register map	144
7.	General-purpose I/Os (GPIO)	145
(a)	GPIO introduction	145
(b)	GPIO main features	145

(c) GPIO functional description	146
i. General-purpose I/O (GPIO)	148
ii. I/O pin multiplexer and mapping	148
iii. I/O port control registers	150
iv. I/O port data registers	151
v. I/O data bitwise handling	151
vi. GPIO locking mechanism	151
vii. I/O alternate function input/output	152
viii. External interrupt/wakeup lines	152
ix. Input configuration	152
x. Output configuration	153
xi. Alternate function configuration	153
xii. Analog configuration	154
xiii. Using the OSC32_IN/OSC32_OUT pins as GPIO PC14/PC15 port pins	155
xiv. Using the OSC_IN/OSC_OUT pins as GPIO PH0/PH1 port pins 155	
xv. Selection of RTC functions	155
(d) GPIO registers	157
i. GPIO port mode register (GPIOx_MODER) (x = A..E and H) 157	
ii. GPIO port output type register (GPIOx_OTYPER) (x = A..E and H)	157
iii. GPIO port output speed register (GPIOx_OSPEEDR) (x = A..E and H)	158
iv. GPIO port pull-up/pull-down register (GPIOx_PUPDR) (x = A..E and H)	158
v. GPIO port input data register (GPIOx_IDR) (x = A..E and H) 159	
vi. GPIO port output data register (GPIOx_ODR) (x = A..E and H)	159
vii. GPIO port bit set/reset register (GPIOx_BSRR) (x = A..E and H)	160
viii. GPIO port configuration lock register (GPIOx_LCKR) (x = A..E and H)	160
ix. GPIO alternate function low register (GPIOx_AFR_L) (x = A..E and H)	161
x. GPIO alternate function high register (GPIOx_AFR_H) (x = A..E and H)	162
xi. GPIO register map	162
8. DMA controller (DMA)	165

(a) DMA introduction	165
(b) DMA main features	165
(c) DMA functional description	167
i. General description	167
ii. DMA transactions	168
iii. Channel selection	169
iv. Arbiter	170
v. DMA streams	170
vi. Source, destination and transfer modes	171
vii. Pointer incrementation	174
viii. Circular mode	175
ix. Double buffer mode	175
x. Programmable data width, packing/unpacking, endianness ..	176
xi. Single and burst transfers	178
xii. FIFO	179
xiii. DMA transfer completion	181
xiv. DMA transfer suspension	182
xv. Flow controller	183
xvi. Summary of the possible DMA configurations	184
xvii. Stream configuration procedure	184
xviii. Error management	185
(d) DMA interrupts	186
(e) DMA registers	187
i. DMA low interrupt status register (DMA_LISR)	187
ii. DMA high interrupt status register (DMA_HISR)	188
iii. DMA low interrupt flag clear register (DMA_LIFCR)	189
iv. DMA high interrupt flag clear register (DMA_HIFCR)	189
v. DMA stream x configuration register (DMA_SxCR) (x = 0..7)	190
vi. DMA stream x number of data register (DMA_SxNDTR) (x =	193
0..7)	
vii. DMA stream x peripheral address register (DMA_SxPAR) (x =	194
0..7)	
viii. DMA stream x memory 0 address register (DMA_SxM0AR) (x	194
= 0..7)	
ix. DMA stream x memory 1 address register (DMA_SxM1AR) (x	194
= 0..7)	
x. DMA stream x FIFO control register (DMA_SxFCR) (x = 0..7)	195
xi. DMA register map	197

9. Interrupts and events	201
(a) Nested vectored interrupt controller (NVIC)	201
i. NVIC features	201
ii. SysTick calibration value register	201
iii. Interrupt and exception vectors	201
(b) External interrupt/event controller (EXTI)	201
i. EXTI main features	204
ii. EXTI block diagram	205
iii. Wakeup event management	205
iv. Functional description	205
v. External interrupt/event line mapping	207
(c) EXTI registers	208
i. Interrupt mask register (EXTI_IMR)	208
ii. Event mask register (EXTI_EMR)	208
iii. Rising trigger selection register (EXTI_RTSR)	209
iv. Falling trigger selection register (EXTI_FTSR)	209
v. Software interrupt event register (EXTI_SWIER)	210
vi. Pending register (EXTI_PR)	210
vii. EXTI register map	211
10. Analog-to-digital converter (ADC)	212
(a) ADC introduction	212
(b) ADC main features	212
(c) ADC functional description	213
i. ADC on-off control	214
ii. ADC clock	214
iii. Channel selection	214
iv. Single conversion mode	215
v. Continuous conversion mode	215
vi. Timing diagram	216
vii. Analog watchdog	216
viii. Scan mode	217
ix. Injected channel management	217
x. Discontinuous mode	218
(d) Data alignment	220
(e) Channel-wise programmable sampling time	221
(f) Conversion on external trigger and trigger polarity	221
(g) Fast conversion mode	223

(h) Data management	224
i. Using the DMA	224
ii. Managing a sequence of conversions without using the DMA	224
iii. Conversions without DMA and without overrun detection	225
(i) Temperature sensor	225
(j) Battery charge monitoring	226
(k) ADC interrupts	227
(l) ADC registers	228
i. ADC status register (ADC_SR)	228
ii. ADC control register 1 (ADC_CR1)	229
iii. ADC control register 2 (ADC_CR2)	231
iv. ADC sample time register 1 (ADC_SMPR1)	233
v. ADC sample time register 2 (ADC_SMPR2)	233
vi. ADC injected channel data offset register x (ADC_JOFRx) (x=1..4)	234
vii. ADC watchdog higher threshold register (ADC_HTR)	234
viii. ADC watchdog lower threshold register (ADC_LTR)	235
ix. ADC regular sequence register 1 (ADC_SQR1)	235
x. ADC regular sequence register 2 (ADC_SQR2)	236
xi. ADC regular sequence register 3 (ADC_SQR3)	236
xii. ADC injected sequence register (ADC_JSQR)	237
xiii. ADC injected data register x (ADC_JDRx) (x= 1..4)	237
xiv. ADC regular data register (ADC_DR)	238
xv. ADC common control register (ADC_CCR)	238
xvi. ADC register map	239
11. Advanced-control timer (TIM1)	241
(a) TIM1 introduction	241
(b) TIM1 main features	242
(c) TIM1 functional description	244
i. Time-base unit	244
ii. Counter modes	245
iii. Repetition counter	253
iv. Clock selection	255
v. Capture/compare channels	257
vi. Input capture mode	259
vii. PWM input mode	261
viii. Forced output mode	262
ix. Output compare mode	262

x.	PWM mode	263
xi.	Complementary outputs and dead-time insertion	266
xii.	Using the break function	268
xiii.	Clearing the OCxREF signal on an external event	271
xiv.	6-step PWM generation	272
xv.	One-pulse mode	273
xvi.	Encoder interface mode	274
xvii.	Timer input XOR function	276
xviii.	Interfacing with Hall sensors	277
xix.	TIMx and external trigger synchronization	279
xx.	Timer synchronization	282
xxi.	Debug mode	282
(d)	TIM1 registers	283
i.	TIM1 control register 1 (TIMx_CR1)	283
ii.	TIM1 control register 2 (TIMx_CR2)	284
iii.	TIM1 slave mode control register (TIMx_SMCR)	287
iv.	TIM1 DMA/interrupt enable register (TIMx_DIER)	289
v.	TIM1 status register (TIMx_SR)	291
vi.	TIM1 event generation register (TIMx_EGR)	292
vii.	TIM1 capture/compare mode register 1 (TIMx_CCMR1) ..	294
viii.	TIM1 capture/compare mode register 2 (TIMx_CCMR2) ..	297
ix.	TIM1 capture/compare enable register (TIMx_CCER)	298
x.	TIM1 counter (TIMx_CNT)	302
xi.	TIM1 prescaler (TIMx_PSC)	302
xii.	TIM1 auto-reload register (TIMx_ARR)	302
xiii.	TIM1 repetition counter register (TIMx_RCR)	303
xiv.	TIM1 capture/compare register 1 (TIMx_CCR1)	303
xv.	TIM1 capture/compare register 2 (TIMx_CCR2)	304
xvi.	TIM1 capture/compare register 3 (TIMx_CCR3)	304
xvii.	TIM1 capture/compare register 4 (TIMx_CCR4)	305
xviii.	TIM1 break and dead-time register (TIMx_BDTR)	305
xix.	TIM1 DMA control register (TIMx_DCR)	307
xx.	TIM1 DMA address for full transfer (TIMx_DMAR)	308
xxi.	TIM1 register map	309
12.	General-purpose timers (TIM2 to TIM5)	311
(a)	TIM2 to TIM5 introduction	311
(b)	TIM2 to TIM5 main features	311
(c)	TIM2 to TIM5 functional description	312

i. Time-base unit	312
ii. Counter modes	314
iii. Clock selection	322
iv. Capture/compare channels	325
v. Input capture mode	327
vi. PWM input mode	328
vii. Forced output mode	329
viii. Output compare mode	330
ix. PWM mode	331
x. One-pulse mode	334
xi. Clearing the OCxREF signal on an external event	335
xii. Encoder interface mode	336
xiii. Timer input XOR function	338
xiv. Timers and external trigger synchronization	338
xv. Timer synchronization	341
xvi. Debug mode	346
(d) TIM2 to TIM5 registers	347
i. TIMx control register 1 (TIMx_CR1)	347
ii. TIMx control register 2 (TIMx_CR2)	349
iii. TIMx slave mode control register (TIMx_SMCR)	350
iv. TIMx DMA/Interrupt enable register (TIMx_DIER)	352
v. TIMx status register (TIMx_SR)	353
vi. TIMx event generation register (TIMx_EGR)	355
vii. TIMx capture/compare mode register 1 (TIMx_CCMR1) ..	356
viii. TIMx capture/compare mode register 2 (TIMx_CCMR2) ..	360
ix. TIMx capture/compare enable register (TIMx_CCER)	362
x. TIMx counter (TIMx_CNT)	366
xi. TIMx prescaler (TIMx_PSC)	367
xii. TIMx auto-reload register (TIMx_ARR)	368
xiii. TIMx capture/compare register 1 (TIMx_CCR1)	368
xiv. TIMx capture/compare register 2 (TIMx_CCR2)	369
xv. TIMx capture/compare register 3 (TIMx_CCR3)	370
xvi. TIMx capture/compare register 4 (TIMx_CCR4)	370
xvii. TIMx DMA control register (TIMx_DCR)	371
xviii. TIMx DMA address for full transfer (TIMx_DMAR)	372
xix. TIM2/TIM5 option register (TIM2_OR, TIM5_OR)	372
xx. TIMx register map	373