

Report


1. Chip Layout View:




2. Core to IO boundary:




3. Core Ring:




(top)



(right)




(bottom)




(left)


4. Post-Route setup time analysis:




5. Post-Route hold time analysis:




6. DRC result:




7. LVS result:



8. Post Layout simulation result :



9. Power result:



10. IR Drop Results:

In Lab12, I set utilization at 75%. This time, I set 70%. Additionally, I add more core power pads. There are 4 pairs in each side, 16 pairs in total.

