2025 Digital IC Design Homework 5

NAME	簡紹輔				esign frome work a			
Student ID	P7613	31474						
			Sim	ulatio	on Result			
Function	Functional				Pre-Layout	Dana		
simulation		SS		simulation	Pass			
	RES	ULT =====			RE:	SULT =====		
All 10 patterns passed!				All 10 patterns passed!				
Cycle: 2096				Cycle: 2097				
** Note: \$finish Time: 49896700		sers/P76131474/ ation: 0 Insta						
			~					
			Syn		is Result			
Total logic ele				2744				
Total memory				0				
Total registers	S			474				
Embedded m	ultiplie	r 9-bit elem	ents	ts 4				
Clock period	(ns)			23.8				
Total Cycle u	sed			2097				
Flow Status			Successful - Sun Jun 15 22:47:43 2025					
Quartus Prime \	/ersion		20.1.1 Build 720 11/11/2020 SJ Lite Edition					
Revision Name			MCH					
Top-level Entity	Name		MCH	MCH				
Family			Cyclone IV E					
Device			EP4	EP4CE55F23A7				
Timing Models	Timing Models			Final				
Total logic elements			2,74	2,744 / 55,856 (5 %)				
Total registers	Total registers			474				
Total pins	Total pins 3			36 / 325 (11 %)				
Total virtual pins	s		0					
Total memory b	oits		0/2	0 / 2,396,160 (0 %)				
Embedded Mult	tiplier 9-l	oit elements	·······	4 / 308 (1 %)				
Total PLLs			0/4	(0%)			
		Des	cript	ion o	of your design			
			1.		ν Θ			

出所有的點,最後再計算面積。