

## 2025 Digital IC Design Homework 5

NAME	簡紹軒																														
Student ID	P76131474																														
<b>Simulation Result</b>																															
Functional simulation	<b>Pass</b>	Pre-Layout simulation	<b>Pass</b>																												
<pre>===== RESULT ===== All 10 patterns passed! Cycle: 2096  ** Note: \$finish      : C:/Users/P76131474/Desktop/DIC_     Time: 49896700 ps  Iteration: 0  Instance: /testfi</pre>		<pre>===== RESULT ===== All 10 patterns passed! Cycle: 2097  ** Note: \$finish      : C:/Users/P76131474/Desktop/DIC_     Time: 49904973 ps  Iteration: 0  Instance: /testfi</pre>																													
<b>Synthesis Result</b>																															
Total logic elements	2744																														
Total memory bits	0																														
Total registers	474																														
Embedded multiplier 9-bit elements	4																														
Clock period (ns)	23.8																														
Total Cycle used	2097																														
<table style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 40%;">Flow Status</td> <td>Successful - Sun Jun 15 22:47:43 2025</td> </tr> <tr> <td>Quartus Prime Version</td> <td>20.1.1 Build 720 11/11/2020 SJ Lite Edition</td> </tr> <tr> <td>Revision Name</td> <td>MCH</td> </tr> <tr> <td>Top-level Entity Name</td> <td>MCH</td> </tr> <tr> <td>Family</td> <td>Cyclone IV E</td> </tr> <tr> <td>Device</td> <td>EP4CE55F23A7</td> </tr> <tr> <td>Timing Models</td> <td>Final</td> </tr> <tr> <td>Total logic elements</td> <td>2,744 / 55,856 ( 5 % )</td> </tr> <tr> <td>Total registers</td> <td>474</td> </tr> <tr> <td>Total pins</td> <td>36 / 325 ( 11 % )</td> </tr> <tr> <td>Total virtual pins</td> <td>0</td> </tr> <tr> <td>Total memory bits</td> <td>0 / 2,396,160 ( 0 % )</td> </tr> <tr> <td>Embedded Multiplier 9-bit elements</td> <td>4 / 308 ( 1 % )</td> </tr> <tr> <td>Total PLLs</td> <td style="border: 1px dashed black;">0 / 4 ( 0 % )</td> </tr> </table>				Flow Status	Successful - Sun Jun 15 22:47:43 2025	Quartus Prime Version	20.1.1 Build 720 11/11/2020 SJ Lite Edition	Revision Name	MCH	Top-level Entity Name	MCH	Family	Cyclone IV E	Device	EP4CE55F23A7	Timing Models	Final	Total logic elements	2,744 / 55,856 ( 5 % )	Total registers	474	Total pins	36 / 325 ( 11 % )	Total virtual pins	0	Total memory bits	0 / 2,396,160 ( 0 % )	Embedded Multiplier 9-bit elements	4 / 308 ( 1 % )	Total PLLs	0 / 4 ( 0 % )
Flow Status	Successful - Sun Jun 15 22:47:43 2025																														
Quartus Prime Version	20.1.1 Build 720 11/11/2020 SJ Lite Edition																														
Revision Name	MCH																														
Top-level Entity Name	MCH																														
Family	Cyclone IV E																														
Device	EP4CE55F23A7																														
Timing Models	Final																														
Total logic elements	2,744 / 55,856 ( 5 % )																														
Total registers	474																														
Total pins	36 / 325 ( 11 % )																														
Total virtual pins	0																														
Total memory bits	0 / 2,396,160 ( 0 % )																														
Embedded Multiplier 9-bit elements	4 / 308 ( 1 % )																														
Total PLLs	0 / 4 ( 0 % )																														
<b>Description of your design</b>																															

一開始先把所有 20 筆資料讀進來，然後用 Andrew's monotone algorithm 找出所有的點，最後再計算面積。